
								ŀ	≺⊏vi3i	ONS										
LTR					[	DESCF	RIPTIO	N					DA	ATE (Y	R-MO-[	DA)		APPF	ROVED	
А	Redra	awn wi	th char	nges. C	Convert	ed dra	wing to U and	one pa	art-one led dev	part nu	mber S	SMD 4	93-09-14			M. A. Frye				
В				e N. Ma									94-	-02-04			M. A. Frye			
С	Adde	d case	outline	e M, 9,	and 8.	Editori	ial char	nges th	rougho	ut.	-		94-	-06-06				. Frye		
D				lance w									95-	-10-05				. Frye		
E				lance w										-10-04				Monnir	1	
F				current					anges	through	out - c	ıan		-02-01				Monnir		
G								Jilai Cili	anges	unougi	iout g	jap								
G	Bolle	rpiate t	ipaate,	, part of	5 year	reviev	v. KSr						08-	-04-25			Robe	ert M. F	ieber	
REV																				
REV SHEET																				
	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	
SHEET	G 15	G 16	G 17	G 18	G 19	G 20	G 21	G 22	G 23	G 24	G 25	G 26	G 27	G 28	G 29	G 30	G 31	G 32	G 33	
SHEET REV SHEET REV STATUS	15	_		18 REV	19		21 G	22 G	23 G	24 G	25 G	26 G	27 G	28 G	29 G	30 G	31 G	32 G	33 G	G
SHEET REV SHEET REV STATUS OF SHEETS	15	_		18 REV SHE	19 ,	20	21	22	23	24	25	26	27	28	29	30	31	32	33	G 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE	19 , EET PAREI	20 D BY Cenneth	21 G	22 G	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	30 G 10	31 G	32 G 12	33 G 13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15 NDAR	16		18 REV SHE	19 PAREL	20 D BY Kenneth	21 G	22 G 2	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	30 G 10 NTER D 432	31 G 11	32 G 12	33 G 13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR.  THIS DRAWI FOR U DEPA AND AGE	NDAF OCIRC AWING NG IS A JSE BY A RTMEN NCIES C	16  RD CUIT G  VAILAR ALL TS DF THE	17	18 REV SHE PREI	19  CKED  Ra  ROVE  M  WING	20 D BY Genneth BY D BY D BY Like Fry	21 G 1 1 Rice	22 G 2	23 G	G 4 MI CN	G 5 DI	26 G 6	SE SI http	28 G 8 UPPL IBUS, o://ww	G 9 Y CE, OHIO vw.ds	30 G 10 NTER O 432 cc.dla	31 G 11 R COL 218-39 a.mil	32 G 12 UMB 990	33 G 13 US	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR.  THIS DRAWI FOR L DEPA AND AGE DEPARTME	NDAR OCIRC AWING NG IS A JSE BY A RTMEN NCIES C NT OF D	ALL TS DEFEN	17	18 REV SHE PREI	19  ZET  PAREL  K  CKED  R  ROVE  M  WING  92	D BY Senneth BY D BY Like Fry APPRO-07-28	21 G 1 n Rice	22 G 2	23 G	G 4 MI CN LC	G 5 5 CRO	26 G 6	SE SI DLUM http:	G 8 UPPL IBUS, o://ww	G 9 Y CE, OHIO vw.ds	30 G 10 NTER O 432 cc.dla	31 G 11 R COL 218-39 a.mil	32 G 12 UMB 990	33 G 13 US	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR.  THIS DRAWI FOR L DEPA AND AGE DEPARTME	NDAF OCIRC AWING NG IS A JSE BY A RTMEN NCIES C	ALL TS DEFEN	17	18 REV SHE PREI	19  ZET  PAREL  K  CKED  R  ROVE  M  WING  92	20 D BY Genneth BY D BY Like Fry APPRG	21 G 1 n Rice	22 G 2	23 G	G 4 MI CN LC	G 5 DI	26 G 6 EFEN CC	SE SI http	28 G 8 UPPLIBUS, D://ww	G 9 Y CE, OHIO vw.ds	MOR ROG OLIT	31 G 11 R COL 218-39 a.mil	January Grant Gran	33 G 13 US	,

#### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Toggle Speed
01	3042-50	12x12 4200 gate programmable array	50 MHz
02	3042-70	12x12 4200 gate programmable array	70 MHz
03	3042-100	12x12 4200 gate programmable array	100 MHz
04	3042-125	12x12 4200 gate programmable array	125 MHz

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	<u>Device requirements documentation</u>
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X Y Z U T	CMGA15-PN See figure 1 CMGA6-PN CMGA3-PN CQCC1-F100	84 <u>1</u> / 100 132 <u>2</u> / 84 <u>1</u> / 100	Pin grid array package Quad flat package Pin grid array package Pin grid array package Unformed-lead chip carrier <u>3</u> /
N	See figure 1	100	Quad flat package
M 9	See figure 1 See figure 1	100 100	Quad flat package Quad flat package
8	See figure 1	100	Quad flat package

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

- 1/84 = actual number of pins used, not maximum listed in MIL-STD-1835.
- $\overline{2}$ / 132 = actual number of pins used, not maximum listed in MIL-STD-1835.
- Pin 1 is the middle pin on the side with center justified identifier mark. Mark may be a notch, dot, or triangle.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 2

1.3 Absolute maximum ratings. 3/ -0.5 V dc to +7.0 V dc Supply voltage range to ground potential (V<sub>CC</sub>) ..... DC input voltage range ..... -0.5 V dc to  $V_{CC}$  +0.5 V dc Voltage applied to three-state output(V<sub>TS</sub>) ......  $-0.5 \text{ V dc to V}_{CC} + 0.5 \text{ V dc}$ Lead temperature (soldering, 10 seconds) ...... Thermal resistance, junction-to-case ( $\theta_{JC}$ ): Case outline X, Z, U, and T ..... See MIL-STD-1835 Case outlines Y, N, M, 9, and 8 ..... 10°C/W 4/ +150°C 5/ Junction temperature (T<sub>J</sub>) ..... -65°C to +150°C Storage temperature range ...... 1.4 Recommended operating conditions. 6/ Case operating temperature range(T<sub>C</sub>) ......-55°C to +125°C Supply voltage relative to ground ( $V_{CC}$ ) +4.5 V dc minimum to +5.5 V dc maximum Ground voltage (GND) or ( $V_{SS}$ ) 0 V dc 1.5 <u>Digital logic testing for device classes Q and V.</u>

Fault assesses magazinement of manufacturing

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://assist.daps.dla.mil/quicksearch">http://assist.daps.dla.mil/quicksearch</a>/ or <a href="http://assist.daps.dla.mil/quicksearch">http://assist.daps.dla.mil/quicksearch</a></a> or <a href="http://assist.daps.dla.mil/quicksearch">http://assist.daps.dla.mil/quicksearch</a> or <a href="http://assist.daps.dla.mil/quicksearch">

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation.

#### ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard EIA/JESD78 - IC Latch-Up Test.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201; <a href="http://www.jedec.org">http://www.jedec.org</a>.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

- 3/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 4/ When a thermal resistance for this case is specified in MIL-STĎ-1835 that value shall supersede the value indicated herein.
- 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- $\underline{6}$ / All voltage values in this drawing are with respect to  $V_{SS}$ .

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 3

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.7.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
  - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.6 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 \text{ V} \le V_{CC} \le 125^{\circ}C$	Group A subgroups	Device type		mits	Unit
		unless otherwise specified			Min	Max	
High level output voltage	V <sub>OH</sub>	$\begin{split} &V_{CC} = 4.5 \text{ V}, \text{ V}_{IL} = 0.8 \text{ V}, \\ &I_{OH} = -4.0 \text{ mA}, \text{ V}_{IH} = 2.0 \text{ V} \\ &V_{CC} = 4.5 \text{ V} \text{ and } 5.5 \text{ V}, \\ &V_{IL} = 0.9 \text{ V} \text{ and } 1.1 \text{ V}, \\ &V_{IH} = 3.15 \text{ V} \text{ and } 3.85 \text{ V}, \\ &I_{OH} = -4.0 \text{ mA} \end{split}$	1, 2, 3	All	3.7		V
Low level output voltage	V <sub>OL</sub>	$V_{CC} = 5.5 \text{ V}, I_{OL} = 4.0 \text{ mA}, \\ V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V} \\ V_{CC} = 4.5 \text{ V} \text{ and } 5.5 \text{ V}, \\ V_{IL} = 0.9 \text{ V} \text{ and } 1.1 \text{ V}, \\ V_{IH} = 3.15 \text{ V} \text{ and } 3.85 \text{ V}, \\ I_{OL} = 4.0 \text{ mA} \\ \end{cases}$	1, 2, 3	All		0.4	V
Operating power supply	I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V <u>1</u> /	1, 2, 3	01		245	mA
current				02		250	
				03		260	
				04		270	
Quiescent power supply current	I <sub>cco</sub>	CMOS inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1, 2, 3	All		2.0	mA
Quiescent power supply current	I <sub>cco</sub>	TTL inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1, 2, 3	All		15	mA
Power-down supply current	I <sub>CCPD</sub>	$\overline{PWRDWN} = 0 \text{ V},$ $V_{CC} = V_{IN} = 5.5 \text{ V}$	1, 2, 3	All		1.15	mA
Input leakage current	I <sub>IL</sub>	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V} \text{ and } 5.5 \text{ V}$	1, 2, 3	All	-20	20	μΑ
Output leakage current	I <sub>OL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V and 5.5 V	1, 2, 3	All	-20	20	μΑ
Horizontal long line, pull-up current	I <sub>RLL</sub>	$V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V and 5.5 V	1, 2, 3	All		2.5	mA
High level input voltage	V <sub>IHT</sub>	TTL inputs	1, 2, 3	All	2.0		V
Low level input voltage	V <sub>ILT</sub>	TTL inputs	1, 2, 3	All		0.8	V
High level input voltage	V <sub>IHC</sub>	CMOS inputs	1, 2, 3	All	0.7 V <sub>CC</sub>		V
Low level input voltage	V <sub>ILC</sub>	CMOS inputs	1, 2, 3	All		0.2 V <sub>CC</sub>	V
Power down (PWRDWN ) voltage 2/	V <sub>PD</sub>		1, 2, 3	All	3.5		V

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 5

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{-} \ {\sf Continued.}$ 

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 \text{ V} \le V_{CC} \le 125^{\circ}C$	Group A	Device	Lim	nits	Unit
		unless otherwise specified	subgroups	type	Min	Max	
Input capacitance except	C <sub>IN</sub>	See 4.4.1e	4	All	IVIIII	16	pF
XTL1 and XTL2	OIN	000 4.4.10	1	7 (11		10	ρı
Input capacitance XTL1 and XTL2	C <sub>IN</sub>	See 4.4.1e	4	All		20	pF
Output capacitance	C <sub>OUT</sub>	See 4.4.1e	4	All		16	pF
Functional test		See 4.4.1c	7, 8A, 8B	All			
Interconnect + t <sub>PID</sub> +	t <sub>B1</sub>	Measured on 12 columns	9, 10, 11	01		192	ns
12(t <sub>ILO)</sub> + t <sub>OP</sub>				02		122	
				03		98	
				04		78	
t <sub>CKO</sub> + t <sub>ICK</sub> + t <sub>CKI</sub> +	t <sub>B2</sub>	Tested on all CLB's	9, 10, 11	01		32	ns
interconnect				02		21	
				03		18	
				04		15	
Interconnect +	t <sub>B3</sub>	Tested on all CLB's	9, 10, 11	01		53	ns
t <sub>CKO</sub> + t <sub>QLO</sub> +				02		34	
t <sub>ILO</sub> + t <sub>DICK</sub>				03		26	
				04		22	
t <sub>ILO</sub> + t <sub>ECCK</sub> +	$t_{B4}$	Tested on all CLB's	9, 10, 11	01		35	ns
interconnect				02		23	
				03		19	
				04		17	
t <sub>OKPO</sub> + t <sub>OPS</sub> -	t <sub>B5</sub>	Tested on all CLB's	9, 10, 11	01		73	ns
t <sub>OPF</sub> + t <sub>PICK</sub>				02		53	
				03		44	
				04		40	
Interconnect +	t <sub>B6</sub>	One long line pull-up	9, 10, 11	01		73	ns
t <sub>CKO</sub> + t <sub>QLO</sub> +				02		48	
t <sub>PUS</sub> + t <sub>ICK</sub>				03		34	
				04		30	
Interconnect +	t <sub>B7</sub>	Other long line pull-up	9, 10, 11	01		83	ns
t <sub>CKO</sub> + t <sub>QLO</sub> +				02		55	
t <sub>PUS</sub> + t <sub>ICK</sub>				03		49	
				04		40.5	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $4.5 \text{ V} \le \text{V}_{CC} \le 125^{\circ}C$	Group A subgroups	Device type	Lir 	nits	Unit
		unless otherwise specified	-		Min	Max	
Interconnect +	t <sub>B8</sub>	No pull-up, lower long	9, 10, 11	01		47	ns
$t_{CKO} + t_{QLO} +$		lines		02	•	31	
$t_{IO} + t_{ICK}$				03		25	
10 101				04		22	
Interconnect +	t <sub>B9</sub>	No pull-up, upper long	9, 10, 11	01		57	ns
t <sub>CKO</sub> + t <sub>QLO</sub> +	20	lines		02		38	
$t_{ICK} + t_{IO}$				03		32	
ion .s				04		28	
Logic input to output	t <sub>ILO</sub>	See figure 4	<u>3</u> /	01		14	ns
(combinatorial)		Ĭ	_	02		9	
,				03		7	
				04		5.5	
Reset input to output	t <sub>RIO</sub>		<u>3</u> /	01		15	ns
			_	02		8	
				03		7	
				04		6	
Reset direct width	t <sub>RPW</sub>		<u>3</u> /	01	12		ns
			_	02	8		
				03	7		
				04	6		
Master reset pin to CLB	t <sub>MRQ</sub>		<u>3</u> /	01		30	ns
output (X and Y)			_	02		24	
				03		19	
				04		17	
K clock input to CLB	t <sub>CKO</sub>		<u>3</u> /	01		12	ns
output			_	02		8	
				03		6	
				04		5	
Clock K to the outputs	t <sub>QLO</sub>		<u>3</u> /	01		25	ns
X or Y when Q is return			_	02		13	
through the function				03		10	
generators to drive X or Y				04		8	
K clock logic-input	t <sub>ICK</sub>		<u>3</u> /	01	12		ns
setup			_	02	8		
				03	7		
				04	5		
K clock logic-input hold	t <sub>CKI</sub>		<u>3</u> /	All	1		ns

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 \text{ V} \le V_{CC} \le 125^{\circ}C$	Group A subgroups	Device type	Lim	nits	Unit
		unless otherwise specified			Min	Max	
Logic input setup to K	t <sub>DICK</sub>	See figure 4	<u>3</u> /	01	8		ns
clock			_	02	5		
				03	4		1
				04	3		
Logic input hold from K	t <sub>CKDI</sub>	]	<u>3</u> /	01	6		ns
clock				02	4		
				03	2		
				04	1.5		
Logic input setup to	t <sub>ECCK</sub>		<u>3</u> /	01	10		ns
enable clock				02	7		
				03	5		
				04	4.5		
Logic input hold to enable clock	t <sub>CKEC</sub>		<u>3</u> /	All	2.5		ns
Clock (high) 4/	t <sub>CH</sub>		<u>3</u> /	01	9		ns
				02	5		
				03	4		
				04	3		
Clock (low) 4/	t <sub>CL</sub>		<u>3</u> /	01	9		ns
				02	5		
				03	4		
				04	3		
Pad (package pin) to	t <sub>PID</sub>		<u>3</u> /	01		10	ns
input direct				02		6	
				03		4	
				04		3	
Fast (CMOS only) input pad through clock	t <sub>PGCC</sub>		<u>3</u> /	01		8.5	ns
buffer to any CLB or				02,03,		6.5	
IOB clock input				04			
I/O clock to I/O RI	t <sub>IKRI</sub>		<u>3</u> /	01		11	ns
input (FF)				02		5.5	
				03		4	]
				04		3	
I/O clock to pad-input	t <sub>PICK</sub>		<u>3</u> /	01	30		ns
setup				02	20		]
				03	17		]
				04	16		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 \ V \le V_{CC} \le 125^{\circ}C$	Group A subgroups	Device type		nits	Unit
I/0 clock to pad-input	t <sub>IKPI</sub>	unless otherwise specified See figure 4	<u>3</u> /	All	Min 0	Max	ns
I/O clock to pad (fast)	t <sub>OKPO</sub>	-	<u>3</u> /	01		18	ns
"O Glook to pad (labt)	UKPU		<u>s</u> ,	02		13	110
				03		10	
				04		9	
I/O clock to pad-output	t <sub>ook</sub>	1	<u>3</u> /	01	15		ns
setup	300K		<u> </u>	02	10		
33.04				03	9		
				04	8		
I/O clock to pad-output hold	t <sub>OKO</sub>		<u>3</u> /	All	0		ns
I/O clock (high) 5/	t <sub>IOH</sub>		<u>3</u> /	01	9		ns
3 7 2	1011		_	02	5		
				03	4		
				04	3		
I/O clock (low) 5/	t <sub>IOL</sub>	1	<u>3</u> /	01	9		ns
(1)	-IOL		_	02	5		
				03	4		
				04	3		
Output (enabled fast)	t <sub>OPF</sub>	1	<u>3</u> /	01		15	ns
to pad			_	02		9	
				03		6	
				04		5	
Output (enabled slow)	t <sub>OPS</sub>	]	<u>3</u> /	01		40	ns
to pad				02		33	
				03		24	
				04		20	
Three-state to pad begin	t <sub>TSHZ</sub>		<u>3</u> /	01		14	ns
high impedance (fast)				02		12	
				03		10	
				04		9	
Three-state to pad end	t <sub>TSON</sub>		<u>3</u> /	01		20	ns
high impedance (fast)				02		14	
				03		12	
				04		11	
Master RESET to input	t <sub>RRI</sub>		<u>3</u> /	01		37	ns
RI				02		27	
				03, 04		24	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 9

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 125^{\circ}\text{C}$	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Master RESET to output	t <sub>RPO</sub>	See figure 4	<u>3</u> /	01		55	ns
(FF)				02		43	
				03		33	
				04		29	
Bidirectional buffer	t <sub>BIDI</sub>		<u>3</u> /	01		4	ns
delay				02		2	
				03		1.8	
				04		1.7	
TBUF data input to	t <sub>IO</sub>		<u>3</u> /	01		8	ns
output				02		5	
				03		4.7	
				04		4.5	
TBUF three-state to output active and valid (single pull-up)	t <sub>ON</sub>		<u>3</u> /	All		15	ns
(double pull-up)						16	
TBUF three-state to	t <sub>PUS</sub>		<u>3</u> /	01		42	ns
output inactive (single				02		36	
pull-up)				03		22	
				04		17	
TBUF three-state to	t <sub>PUF</sub>		<u>3</u> /	01		22	ns
output inactive (pair				02		17	
of pull-ups)				03		15	
				04		12	

Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16 MHz for device type 01 and 25 MHz for device types 02, 03, and 04.

10 outputs at 5 MHz

25 outputs at 1 MHz

Alternate clock at 10 MHz

50 configurable logic blocks (CLB) at 5 MHz

75 CLBs at 1 MHz

15 horizontal long lines at 5 MHz

20 vertical long lines at 1 MHz

25 inputs at 5 MHz

5 inputs at 10 MHz


Excessive supply current can occur as a result of internal contention during the initial phase of a reconfiguration following a short interruption of Vcc. To avoid this excessive current, monitor the dropping of Vcc and immediately initiate a reconfiguration, but hold RESET active. This clears the internal configuration register in less than a millisecond, and avoids all later contentions.

 $\overline{\text{PWRDWN}} \text{ transitions must occur during operational V}_{\text{CC}} \text{ levels.}$  Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns ( $t_{\text{B1-9}}$ ) are then used to determine the compliance of this parameter. Characterization data is taken initially and after any design or process change which may affect this parameter.

Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t<sub>CH</sub> and t<sub>CL</sub>.

These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 10



- 1. Dimensions are in inches.
- The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 4. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 11




Inches	mm	Inches	mm
.0045	0.114	.125	3.18
.008	0.20	.145	3.68
.013	0.33	.500	12.70
.025	0.64	.600	15.24
.060	1.52	.650	16.51
.070	1.78	.660	16.76
.100	2.54	.700	17.78
.120	3.05	1.250	31.75
		1 295	32 89

- 1. Dimensions are in inches.
- The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 4. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise

FIGURE 1. Case outline - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 12




- 1. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 4. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 13








- 1. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 4. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	15







- 1. Dimensions are in inches.
- The US government preferred system of measurement is the metric SI system. However, this item was originally
  designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units,
  the inch-pound units shall take precedence.
- 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle or other metallized feature.
- 4. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 18

## Case outline X and U

Device type	All	Device type	All	Device type	All
Terminal	Terminal	Terminal	Terminal	Terminal	Terminal
number	symbol	number	symbol	number	symbol
A1	A9-I/O	C10	DOUT-I/O	J1	I/O
A2	A8-I/O	C11	RCLK -I/O	J2	M1-RDATA
A3	A11-I/O	D1	I/O	J5	I/O
A3 A4	1/0	D1	1/0	J6	GND
	A6-I/O			J7	
A5		D10	WRT -D1-I/O		I/O
A6	A13-I/O	D11	I/O	J10	DONE-PG
A7	A14-I/O	E1	I/O	J11	XTL1-I/O-BCLKIN
A8	I/O	E2	I/O	K1	I/O
A9	A3-I/O	E3	I/O	K2	M2-I/O
A10	A2-I/O	E9	I/O	K3	HDC-I/O
A11	CCLK	E10	D2-I/O	K4	I/O
B1	I/O	E11	CS1-I/O	K5	I/O
B2	PWRDWN	F1	I/O	K6	INIT-I/O
В3	A10-I/O	F2	I/O	K7	I/O
B4	I/O	F3	V <sub>CC</sub>	K8	I/O
B5	A12-I/O	F9	V <sub>CC</sub>	K9	I/O
В6	A15-I/O	F10	D5-I/O	K10	MASTER RESET
B7	A4-I/O	F11	D3-I/O	K11	D7-I/O
B8	I/O	G1	I/O	L1	M0-RTRIG
В9	CS2-A1-I/O	G2	I/O	L2	I/O
B10	WS -A0-I/ O	G3	I/O	L3	LDC -I/O
B11	DIN-D0-I/O	G9	I/O	L4	I/O
C1	I/O	G10	CS0 -I/O	L5	I/O
C2	TCLKIN-I/O	G11	D4-I/O	L6	I/O
C3	INDEX PIN	H1	I/O	L7	I/O
C5	A7-I/O	H2	I/O	L8	I/O
C6	GND	H10	D6-I/O	L9	I/O
C7	A5-I/O	H11	I/O	L10	I/O
				L11	XT2-I/O

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	19

# Case outline Y, T, N, M, 9, and 8

Device	All	Device	All	Device	All
type	<del>  </del>	type		type	
Terminal	Terminal	Terminal	Terminal	Terminal	Terminal
number	symbol	number	symbol	number	symbol
1	GND	35	1/0	68	D6-I/O
2	A13	36	I/O	69	1/0
3	A6	37	M1-RDATA	70	I/O
4	A12	38	GND	71	I/O
5	A7	39	M0-RTRIG	72	D5-I/O
6	I/O	40	V <sub>CC</sub>	73	CS0
7	I/O	41	M2	74	D4-I/O
8	A11	42	HDC	75	I/O
9	A8	43	I/O	76	V <sub>CC</sub>
10	A10	44	LDC	77	D3-I/O
11	A9	45	I/O	78	CS1
12	V <sub>CC</sub>	46	I/O	79	D2-I/O
13	GND	47	I/O	80	I/O
14	PWRDWN	48	I/O	81	I/O
15	TCLKIN- I/O	49	I/O	82	I/O
16	I/O	50	ĪNIT	83	D1-I/O
17	I/O	51	GND	84	RCLK -RDY/BUSY
18	I/O	52	I/O	85	DIN-D0-I/O
19	I/O	53	I/O	86	DOUT-I/O
20	I/O	54	I/O	87	CCLK
21	I/O	55	I/O	88	V <sub>CC</sub>
22	I/O	56	I/O	89	GND
23	I/O	57	I/O	90	WS -A0
24	I/O	58	I/O	91	CS2-A1
25	I/O	59	I/O	92	I/O
26	$V_{CC}$	60	I/O	93	A2
27	I/O	61	XTL2-I/O	94	A3
28	I/O	62	GND	95	I/O
29	I/O	63	RESET	96	I/O
30	I/O	64	$V_{CC}$	97	A15
31	I/O	65	DONE-PG	98	A4
32	I/O	66	D7-I/O	99	A14
33	I/O	67	BCLKIN-XTL1-I/O	100	A5
34	I/O				

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 20

## Case outline Z

Device	All	Device	All	Device	All
type Terminal	Terminal	type Terminal	Terminal	type Terminal	Terminal
number	symbol	number	symbol	number	symbol
A1	PWRDN	D3	V <sub>CC</sub>	L13	I/O
A2	N/C	D12	V <sub>CC</sub>	L14	NC
A3	N/C	D13	I/O	M1	1/0
A4	I/O	D14	LDC -I/O	M2	A0- W5 -I/O
A5	I/O	E1	A7-I/O	M3	DOUT-I/O
A6	I/O	E2	1/0	M4	V <sub>CC</sub>
A7	I/O	E3	I/O	M5	D1-I/O
A8	I/O	E12	I/O	M6	D2-I/O
A9	I/O	E13	NC	M7	GND
A10	I/O	E14	I/O	M8	V <sub>CC</sub>
A11	N/C	F1	NC	M9	D5-I/O
A12	N/C	F2	A12-I/O	M10	I/O
A13	N/C	F3	I/O	M11	V <sub>CC</sub>
A14	MO-RT	F12	I/O	M12	D7-I/O
B1	A10-I/O	F13	I/O	M13	XTAL2-I/O
B2	I/O	F14	I/O	M14	I/O
В3	I/O	G1	A6-I/O	N1	A1-CS2-I/O
B4	I/O	G2	A13-I/O	N2	D0-DIN-I/O
B5	I/O	G3	$V_{CC}$	N3	I/O
B6	I/O	G12	V <sub>CC</sub>	N4	RCLK-BUSY /
B7	I/O	G13	I/O	1	RDY-I/O
B8	I/O	G14	INIT -I/O	N5	I/O
B9	I/O	H1	A14-I/O	N6	NC
B10	I/O	H2	A5-I/O	N7	D3-I/O
B11	I/O	H3	GND	N8	D4-I/O
B12	I/O	H12	GND	N9	CS0 -I/O
B13	M1-RD	H13	I/O	N10	I/O
B14	HDC-I/O	H14	I/O	N11	D6-I/O
C1	I/O	J1	NC	N12	I/O
C2	A9-I/O	J2	A4-I/O	N13	DONE-PG
C3	I/O	J3	I/O	N14	I/O
C4	GND	J12	I/O	P1	CCLK
C5	I/O	J13	I/O	P2	I/O
C6	I/O	J14	I/O	P3	I/O
C7	GND	K1	A15-I/O	P4	I/O
C8	$V_{CC}$	K2	I/O	P5	NC
C9	I/O	K3	I/O	P6	CS1-I/O
C10	I/O	K12	I/O	P7	I/O
C11	GND	K13	I/O	P8	NC
C12	I/O	K14	I/O	P9	NC
C13	M2-I/O	L1	A3-I/O	P10	I/O
C14	I/O	L2	A2-I/O	P11	NC
D1	A11-I/O	L3	GND	P12	I/O
D2	A8-I/O	L12	GND	P13	XTAL1-I/O
				P14	RESET

FIGURE 2. <u>Terminal connections</u> - Continued.

#### **STANDARD** SIZE 5962-89713 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 G

21

#### CONFIGURABLE LOGIC BLOCK ICLB) dί DATA IN 0 MUX D Q 110 RD ΩX QХ F Ь LOGIC-VARIBLES -COMBINATORIAL FUNCTION CLB DUTPUTS С d e G G QY QΥ DI 0 Q MUX ec ENABLE RD CLOCK "1" IENABLE CLOCK rd RESET DIRECT

NOTE: Each CLB includes a combinatorial logic section, two flip-flops, and a program memory controlled multiplexer selection of function.

It has: Five logic variable inputs: a, b, c, d, and e


"O" (INHIBIT<del>)</del>

IMASTER RESET PIN)

A direct data input: di An enable clock: ec A clock (invertible): k An asynchronous reset: rd Two outputs: x and y

FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 22



NOTE: The IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

FIGURE 3. Logic block diagram- Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 23





NOTE: All timings except  $t_{TSHZ}$  and  $t_{TSON}$  are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0 V, and high amplitude = 3.0 V.

FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 24

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS





FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 25


#### I/O BLOCK (IOB) SWITCHING CHARACTERISTICS




NOTE:  $t_{TSHZ}$  is determined when the output shifts 10 percent (of the output voltage swing) from  $V_{OL}$  level or  $V_{OH}$  level. See figure 5, circuit A herein for circuit used.  $t_{TSON}$  is measured at 0.5  $V_{CC}$  level with  $V_{IN}$  = 0.0 V for three-state to active High, and  $V_{IN}$  =  $V_{CC}$  for three-state to active low. See figure 5, circuit B herein for circuit used.

FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 26



## Circuit A



Circuit B

FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	27

#### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

## 4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Burn-in test, method 1015 of MIL-STD-883.
  - (1) The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- c. Interim and final electrical test parameters shall be as specified in table IIA herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7, 8A, and 8B tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7, 8A, and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, method 5012 (see 1.5 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 28

- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device classes Q and V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 29

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

	Subgroups (in accordance	,	groups
	with MIL-STD-883,	(in accore	dance with
Test	method 5005, table I)	MIL-PRF-38	3535, table III)
requirements	Device	Device	Device
	class M	class Q	class V
Interim electrical		1, 7, 9	1, 7, 9
parameters (see 4.2)			
Static burn-in	Required	Required	Required
(method 1015)			
Same as line 1			1*, 7* Δ
Dynamic burn-in	Not	Not	Not
(method 1015)	required	required	required
Final electrical	1*, 2, 3, 7*,	1*, 2, 3, 7*,	1*, 2, 3, 7*,
parameters	8A, 8B, 9, 10,	8A, 8B, 9, 10,	8A, 8B, 9,
	11	11	10, 11
Group A test	1, 2, 3, 4**, 7,	1, 2, 3, 4**, 7,	1, 2, 3, 4**, 7,
requirements	8A, 8B, 9, 10,	8A, 8B, 9, 10,	8A, 8B, 9, 10,
	11	11	11
Group C end-point	2, 3, 7,	1, 2, 3, 7,	1, 2, 3, 7,
electrical	8A, 8B	8A, 8B Δ	8A, 8B, 9,
parameters			10, 11 Δ
Group D end-point	2, 3,	2, 3,	2, 3,
electrical	8A, 8B	8A, 8B	8A, 8B
parameters			
Group E end-point			
electrical	1, 7, 9	1, 7, 9	1, 7, 9
parameters			
	requirements  Interim electrical parameters (see 4.2) Static burn-in (method 1015) Same as line 1  Dynamic burn-in (method 1015) Final electrical parameters  Group A test requirements  Group C end-point electrical parameters  Group D end-point electrical parameters  Group E end-point electrical	Test requirements  Test requirements  Interim electrical parameters (see 4.2)  Static burn-in (method 1015)  Same as line 1  Dynamic burn-in (method 1015)  Final electrical parameters  Final electrical parameters  Group A test requirements  Group C end-point electrical parameters  Group D end-point electrical parameters  Group E end-point electrical parameters  Group E end-point electrical parameters  With MIL-STD-883, method 5005, table I)  Device class M  Required  Not required  1*, 2, 3, 7*, 8A, 8B, 9, 10, 11  Group A test 1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11  Group C end-point 2, 3, 7, 8A, 8B  Group D end-point electrical 8A, 8B  Group E end-point electrical 1, 7, 9	With MIL-STD-883, method 5005, table I)         (in accommunity method 5005, table I)           Test requirements         Device class M         Device class Q           Interim electrical parameters (see 4.2)         Required         Required           Static burn-in (method 1015)         Required         Required           Same as line 1         Not required         required           Final electrical parameters         1*, 2, 3, 7*, 8A, 8B, 9, 10, 11         8A, 8B, 9, 10, 11           Group A test requirements         1, 2, 3, 4**, 7, 12, 3, 4**, 7, 11, 2, 3, 4**, 7, 11           Group C end-point electrical parameters         2, 3, 7, 12, 3, 4**, 7, 12, 3, 7, 8A, 8B, 9, 10, 11           Group D end-point electrical parameters         2, 3, 8A, 8B         8A, 8B           Group E end-point electrical parameters         2, 3, 8A, 8B         8A, 8B           Group E end-point electrical parameters         1, 7, 9         1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7, 8A, and 8B functional tests shall verify the truth table.
- 4/ \* indicates PDA applies to subgroup 1 and 7.
- <u>5</u>/ \*\* see 4.4.1e.
- 6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter 1/ Device types	
	All
I <sub>CCO</sub> standby	± 300 μA
I <sub>IL</sub> , I <sub>OL</sub>	± 2 nA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta  $\Delta$ 

STANDARD	SIZE	
MICROCIRCUIT DRAWING	Α	
DEFENSE SUPPLY CENTER COLUMBUS		REVISION I

5962-89713

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
  - 6.5 Symbols, definitions, and functional descriptions.

PWRDWN MO	MODE 1. READ DATA. MODE 2. HIGH DURING CONFIGURATION. LOW DURING CONFIGURATION RESET DONE PROGRAM BCLKIN EXTERNAL CRYSTAL
CS2 WS RCLK	CHIP SELECT, WRITE. CHIP SELECT, WRITE. READ CLOCK.
RDY/BUSY	During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.
TCLKIN INIT D0-D7 A0-A15 I/O V <sub>CC</sub> GND	TCLKIN INIT

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 31

### 6.6 Additional operating data.

- a. Power on delay is 2<sup>14</sup> cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2<sup>16</sup> cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles  $\pm 25$  cycles and may take as long as 250 to 750  $\mu s$ .
- d. During normal power up,  $V_{CC}$  must rise from 2.0 V to  $V_{CC}$  minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

## 6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-89713
	REVISION LEVEL G	SHEET 32

## **APPENDIX**

#### 10. SCOPE

- 10.1 <u>Scope</u>. This appendix contains the PIN substitution information to support the one part-one part number system. SMD 5962-89713XXM supersedes SMD 5962-89713. For new designs, after the date of this document the NEW PIN shall be used in lieu of the OLD PIN. For existing designs prior to the date of this document the NEW PIN can be used in lieu of the OLD PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.
- 20. APPLICABLE DOCUMENTS This section is not applicable to this appendix.
- 30. SUBSTITUTION DATA

New PIN	Old PIN
5962-8971301MXX 5962-8971301MYX 5962-8971301MYX 5962-8971301MUX 5962-8971301MMX 5962-8971301MMX 5962-8971301MMX 5962-8971301MMX 5962-8971301M9X 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX	5962-8971301XX 5962-8971301YX 5962-8971301ZX not originally available service of the servic
5962-8971304MMX 5962-8971304M9X 5962-8971304M8X	not originally available not originally available not originally available

STANDARD		
MICROCIRCUIT DRAWING		

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-89713
	REVISION LEVEL G	SHEET 33

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-04-25

Approved sources of supply for SMD 5962-89713 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8971301MXA	<u>3</u> /	XC3042-50PG84B
5962-8971301MYA	<u>3</u> /	XC3042-50CQ100B
5962-8971301MZA	<u>3</u> /	XC3042-50PG132B
5962-8971301MNA	<u>3</u> /	XC3042-50CQ100B
5962-8971301MMA	<u>3</u> /	XC3042-50CQ100B
5962-8971301M9A	<u>3</u> /	XC3042-50CB100B
5962-8971302MXA	<u>3</u> /	XC3042-70PG84B
5962-8971302MYA	<u>3</u> /	XC3042-70CQ100B
5962-8971302MZA	<u>3</u> /	XC3042-70PG132B
5962-8971302MNA	<u>3</u> /	XC3042-70CQ100B
5962-8971302MMA	<u>3</u> /	XC3042-70CQ100B
5962-8971302M9A	<u>3</u> /	XC3042-70CB100B
5962-8971303MXC	68994	XC3042-100PG84B
5962-8971303MYC	68994	XC3042-100CQ100B
5962-8971303MZC	68994	XC3042-100PG132B
5962-8971303MNC	68994	XC3042-100CQ100B
5962-8971303MMC	68994	XC3042-100CQ100B
5962-8971303M9C	68994	XC3042-100CB100B
5962-8971301QUA	<u>3</u> /	ATT3042-50R84MQ
5962-8971301QTA	<u>3</u> /	ATT3042-50N100MQ
5962-8971301QZA	<u>3</u> /	ATT3042-50R132MQ
5962-8971301Q8A	<u>3</u> /	ATT3042-50N100MQ

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8971302QUA	<u>3</u> /	ATT3042-70R84MQ
5962-8971302QTA	<u>3</u> /	ATT3042-70N100MQ
5962-8971302QZA	<u>3</u> /	ATT3042-70R132MQ
5962-8971302Q8A	<u>3</u> /	ATT3042-70N100MQ
5962-8971303QUA	<u>3</u> /	ATT3042-100R84MQ
5962-8971303QTA	<u>3</u> /	ATT3042-100N100MQ
5962-8971303QZA	<u>3</u> /	ATT3042-100R132MQ
5962-8971303Q8A	<u>3</u> /	ATT3042-100N100MQ
5962-8971304QUA	<u>3</u> /	ATT3042-125R84MQ
5962-8971304QTA	<u>3</u> /	ATT3042-125N100MQ
5962-8971304QZA	<u>3</u> /	ATT3042-125R132MQ
5962-8971304Q8A	<u>3</u> /	ATT3042-125N100MQ

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE<br/>numberVendor name<br/>and address68994Xilinx, Incorporated<br/>2100 Logic Drive<br/>San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.