XC4000H High I/O Count
Logic Cell Array Family

## Product Specifications

## Features

- Third-generation Field-Programmable Gate Arrays
- Very high number of I/O pins
- Abundant flip-flops
- Flexible function generators
- On-chip ultra-fast RAM
- Dedicated high-speed carry-propagation circuit
- Wide edge decoders (four per edge)
- Efficient implementation of multi-level logic
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution network
- IEEE 1149.1-compatible boundary-scan logic support
- Programmable output slew rate with (two modes including SoftEdge)
- Per-pin individually configurable input threshold and output high level, either TTL or CMOS
- Programmable input pull-up or pull-down resistors
- Flexible Array Architecture
- Programmable logic blocks and I/O blocks
- Programmable interconnects and wide decoders
- Sub-micron CMOS Process
- High-speed logic and interconnect
- Low power consumption
- Configured by Loading Binary File
- Unlimited reprogrammability
- Six programming modes
- XACT Development System runs on '386/'486-type PC, NEC PC, Apollo, Sun-4, and Hewlett Packard 700
Series
- Interfaces to popular design environments like Viewlogic, Mentor Graphics and OrCAD
- Fully automatic partitioning, placement and routing
- Interactive design editor for design optimization
- 288 macros, 34 hard macros, RAM/ROM compiler


## Description

The XC4000 family of Field-Programmable Gate Arrays (FPGAs) provides the benefits of custom CMOS VLSI, while avoiding the initial cost, time delay, and inherent risk of a conventional masked gate array.

The XC4000 family provides a regular, flexible, program-

| Device | XC4003H | XC4005H |
| :--- | :---: | :---: |
| Approximate Gate Count | 3,000 | 5,000 |
| Number of IOBs | 160 | 192 |
| CLB Matrix | $10 \times 10$ | $14 \times 14$ |
| Number of CLBs | 100 | 196 |
| Number of Flip-Flops | 200 | 392 |
| Max Decode Inputs <br> (per side) | 30 | 42 |
| Max RAM Bits | 3,200 | 6,272 |

mable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs).

The XC4000H family is intended for I/O-intensive applications. Compared to the XC4000, the XC4000H devices have almost double the number of IOBs and I/O pins, and offer a choice of CMOS- or TTL-level outputs and input thresholds, selectable per pin. The XC4000H outputs sink 24 mA and offer improved 3-state and slew-rate control.

The devices are customized by loading configuration data into the internal memory cells. The FPGA can either actively read configuration data out of external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA (slave and peripheral modes).

The XC 4000 H family is supported by the same powerful and sophisticated software as the XC4000 family, covering every aspect of design: from schematic entry, to simulation, to automatic block placement and routing of interconnects, and finally to the creation of the configuration bit stream.

Since Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening the design and development cycle, but they also offer a cost-effective solution for production rates well beyond 1000 systems per month.

For a detailed description of the device features, architecture, configuration methods and pin descriptions, see pages 2-9 through 2-45.

## XC4000H Compared to XC4000

For readers already familiar with the XC4000 family, here is a concise list of the major new features in the XC 4000 H family.

- Number of IOBs is, roughly, doubled compared to the XC4000.
- Output slew-rate control is significantly improved.

Resistive Load means a strong pull-down all the way to ground, capable of sinking 24 mA continuously. If many outputs switch simultaneously, the resulting ground bounce might be objectionable.

Capacitive Load, or SoftEdge, means a more sophisticated pull-down that decreases in strength as it approaches ground. It can only sink 4 mA at $\mathrm{V}_{\mathrm{OL}}$, which is irrelevant when driving capacitive loads. The benefit is a substantial reduction in ground bounce when several outputs switch simultaneously.

In the XC4000, limiting the slew rate of the output reduces ground bounce, but also introduces a significant additional delay. In the XC4000H, the additional delay in the capacitive-load mode is usually insignificant.

- All input and output flip-flops have been eliminated in the XC4000H family. Use the CLB flip-flops instead.
- Outputs can sink 24 mA , guaranteed at $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$, compared to the 12 mA at 0.4 V of the XC 4000 family.
- Number of decoder inputs per side
- Each output may be individually configured as one of the following.
- TTL-compatible (like the XC4000) that uses n-channel transistors for both pull-down and pull-up,
- A totem-pole output structure with reduced $\mathrm{V}_{\mathrm{OH}}$,
- CMOS-compatible (like the XC2000 and XC3000) that means $n$-channel pull-down and $p$-channel pullup with $\mathrm{V}_{\mathrm{OH}}$ close to the $\mathrm{V}_{\mathrm{CC}}$ rail.
- Each input can individually be configured for either TTLcompatible threshold ( 1.2 V ) or for CMOS-compatible threshold ( $\mathrm{V}_{\mathrm{cc}} / 2$ ). Each input can be configured to be inverting or non-inverting.
- Any combination of programmable input and output levels on any I/O pin is possible, even the dubious combination of TTL output and CMOS input on the same I/O pin.
- Output 3-state operation is controlled by a two-input multiplexer.
- The first activation of outputs after the end of the configuration process, as they change from 3 -state to their active level, is always in the SoftEdge mode. This
prevents potential ground-bounce problems when all outputs turn on simultaneously. A few nanoseconds later, each output assumes the current-sink capability determined by its configuration. This soft wake-up operation is transparent to the user.


## Architectural Overview

Except for the I/O structure, the XC4000H family is identical to the original XC4000 family. A matrix of Configurable Logic Blocks is interconnected through a hierarchy of flexible routing resources. The powerful system-integration features of the XC4000 family, such as on-chip RAM, dedicated fast carry, and wide decoders, are retained in the XC 4000 H family.

The XC4000H family almost doubles the number of input/ output pins compared to the XC4000, an attractive feature for I/O-intensive applications. The output drivers were redesigned to be more powerful and more flexible.

## Input/Output Blocks (IOBs)

The IOBs form the interface between the internal logic and the I/O pads of the XC4000H device. Each IOB consists of a programmable output section that can drive the pad, and a programmable input section, that can receive data from the pad. Aside from being connected to the same pad, the input and output sections have nothing else in common.

## Input

In XC4000H devices, there are no input flip-flops.
The input section receives data from the pad. Each input can be configured individually with TTL or CMOS input thresholds. As a configuration option, the input can be either inverted or non-inverted, before it is made available to the internal logic.

## Pad

Each I/O pad can be configured with or without a pull-up or pull-down resistor, independent of the pin usage.

## Boundary Scan

The XC4000H IOBs have the same IEE 1149.1boundaryscan capabilities as the IOBs in the original XC4000.

## Output

In an XC4000H IOB, there is no output flip-flop. The output section receives data and 3 -state control information from the CLB interconnect structure.

Under configuration control, the data can be inverted or non-inverted. The output driver assumes one of the following states.

- Permanently disabled, making the pad an input only pad
- 3-state controlled from the internal logic

There are two potential sources of the 3-state-control information, selected by a multiplexer. The output of the multiplexer driving the 3 -state control can be inverted as a configuration option. The signal can be active High 3-state, which is identical to the more popular connotation of active-Low Output Enable, or it can be active-High Output Enable, which is identical to active Low 3-state.

Each output can be individually configured as either TTLor CMOS-compatible. A TTL-compatible output uses nchannel transistors for both pull-down and pull-up. As a result, the output High voltage, $\mathrm{V}_{\mathrm{OH}}$, is at least one threshold voltage drop below $\mathrm{V}_{\mathrm{cc}}$. Depending on the load current, this means a voltage drop of 1.0 to 2.4 V . In a system using TTL input thresholds of 1.2 V , this lower output voltage results in shorter delays when switching from High to Low, and thus a better delay balance between the two signal directions. The smaller signal amplitude also generates less noise. The reduction in High-level noise margin is irrelevant because it is still much better than the Low-level noise margin. TTL-level outputs are, therefore, the best choice for systems that use TTL-level input thresholds. (XC4000 and XC4000A devices have only TTL-level outputs and have only TTL-level input thresholds).

When the output is configured as CMOS-compatible, an additional p-channel transistor pulls the output towards the $\mathrm{V}_{\mathrm{CC}}$ rail. This results in an unloaded rail-to-rail signal swing, ideal for systems that use CMOS input thresholds. (XC2000 and XC3000 devices have only CMOS-level outputs).

Each output can be configured for either of two slew-rate options, which affect only the pull-down operation. When configured for resistive load, the pull-down transistor is driven hard, resulting in a practically constant on-resistance of about $10 \Omega$. This results in the fastest High-to-Low transition, and the capability to sink 24 mA with a voltage of 500 mV . When many outputs switch High to Low simultaneously, especially when they are discharging a capacitive load, this configuration option might result in excessive ground bounce.

When configured for capacitive load, or SoftEdge, the High-to-Low transition starts as described above, but the drive to the pull-down transistor is reduced as soon as the output voltage reaches a value around 1 V . This results in a higher resistance in the pull-down transistor, a slowing down of the falling edge, and a significantly reduced ground bounce.


Figure 1. XC4000H Input/Output Block

## Slew-Rate Control with SoftEdge

The XC 4000 H outputs use a novel, patent-pending method of slew-rate control that reduces ground bounce without any significant delay penalty. Each output is configured with a choice between two slew-rate options. Both options reduce the positive ground bounce that occurs when the output current is turned on. They differ in the way the output current is turned off.

- The slew-rate-limited default mode is called capacitive, or SoftEdge. At the beginning of a High-to-Low transition, the pull-down transistor is gradually turned on, and kept fully conductive until the output voltage has reached +1 V . The pull-down transistor is then gradually turned off, so that it finally has an on-resistance of about $100 \Omega$, low enough to sink 4 mA continuously. Gradually turning off the sink current reduces the max value of current change (di/dt) that is normally responsible for the negative voltage spike over the common ground inductance (bonding wires), called ground bounce.
The capacitive, or SoftEdge, mode is the best choice for capacitively loaded outputs, or for outputs requiring less than 4 mA of dc sink current.
- The non-slew-rate limited mode is called resistive. At the beginning of a High-to-Low transition, the pull-down transistor is gradually turned on, and kept fully conductive as long as the output data is a logic Low. The pulldown transistor has an impedance of $<20 \Omega$, capable of sinking 24 mA continuously.

Resisitive mode is required for driving terminated transmission lines with 4 to 24 mA of dc sink current. The abrupt current change when the output voltage reaches zero causes a voltage spike over the ground inductance (bonding wire) and can result in objectionable ground bounce when many outputs switch High-to-Low simultaneously.

The following figures show output rising and falling edges when one output drives different loads. The tests were performed on a multi-ground-plane test PC board, manufactured by Urban Instruments (Encino, CA). Measurements were done with a Tektronix TDS540 digital storage oscilloscope. The figures below are unedited files from these measurements, the time scale is $2 \mathrm{~ns} /$ division.

The upper trace in each figure shows a second output driven from the same internal signal, but unloaded. It acts as a timing reference, and triggers the oscilloscope.

Resistive mode and capacitive mode transitions start with practically the same delay from the internal logic. Resisitive mode falls faster, and has more undershoot; capacitive mode rises slightly faster. For a $200-\Omega$ pull-up, $330-\Omega$ pull-down termination, only resisitive mode is meaningful. A TTL-output with a $1000-\Omega$ pull-up, $150-\mathrm{pF}$ termination has a slow ( 150 ns ) final rise time that extends outside the $10-\mathrm{ns}$ timing window of these figures.

Trace A shows Resistive mode with CMOS outputs Trace B shows Resistive mode with TTL outputs Trace C shows Capacitive mode with CMOS outputs Trace D shows Capacitive mode with TTL outputs

## Summary

Use resistive mode for applications that require $>4 \mathrm{~mA}$ of dc sink current, and for heavy capacitive loads when they must be discharged fast. Use capacitive mode for all other applications, especially for light capacitive loads ( 50 to 200 pF ) and for all timing-uncritical outputs that require $<4 \mathrm{~mA}$ dc current. The Low-to-High transition is not affected by the choice of slew-rate mode.


Figure 3. Rising Edge, 50 pF Load


Figure 4. Falling Edge, 200/330 $\Omega, 50 \mathrm{pF}$ Load


Figure 6. Falling Edge, 200/330 $\Omega, 150$ pF Load


Figure 8. Falling Edge, $1000 \Omega, 150$ pF Load


Figure 5. Rising Edge, 200/330 $\Omega, 50 \mathrm{pF}$ Load


Figure 7. Rising Edge, 200/330 $\Omega, 150 \mathrm{pF}$ Load


Figure 9. Rising Edge, $1000 \Omega, 150$ pF Load

## Absolute Maximum Ratings

| Symbol | Description |  | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage relative to GND | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage with respect to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{TS}}$ | Voltage applied to 3-state output | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | $\mathrm{~V}^{2}$ |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature (ambient) | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction temperature | +150 | ${ }^{\circ} \mathrm{C}$ |

Note: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.
These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

## Operating Conditions

| Symbol | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage relative to GND Commercial $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ junction | 4.75 | 5.25 | V |
|  | Supply voltage relative to GND Industrial $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ junction | 4.5 | 5.5 | V |
|  | Supply voltage relative to GND Military $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ case | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage for TTL threshold | 2.0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage for CMOS threshold | 70\% | 100\% | $\mathrm{V}_{\mathrm{cc}}$ |
| VIL | Low-level input voltage for TTL threshold | 0 | 0.8 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage CMOS threshold | 0 | 20\% | $\mathrm{V}_{\mathrm{cc}}$ |

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by $0.35 \%$ per ${ }^{\circ} \mathrm{C}$.

## DC Characteristics Over Operating Conditions

| Symbol | Description | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, TTL option @ $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | High-level output voltage, CMOS option @ $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{CC}}-0.5$ |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low-level output voltage @ $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \max ($ Note 1) |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{CCO}}$ | Quiescent LCA supply current (Note 2) |  | 10 | mA |
| $\mathrm{I}_{\mathrm{IL}}$ | Leakage current | -10 | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (sample tested) |  | 15 | pF |
| $\mathrm{I}_{\mathrm{RIN}}$ | Pad pull-up (when selected) @ $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}($ estimate) | 0.02 | 0.20 | mA |
| $\mathrm{I}_{\mathrm{RLL}}$ | Horizontal Long Line pull-up (when selected) @ logic Low | 0.2 | 2.5 | mA |

[^0]
## Wide Decoder Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100\% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

|  | Speed Grade |  | -6 | -5 | -4 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Device | Max | Max | Max |  |
| Full length, both pull-ups, inputs from IOB i-pins | T WAF | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10.0 \end{array}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Full length, both pull-ups inputs from internal logic | $T_{\text {WAFL }}$ | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 13.0 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 12.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Half length, one pull-up inputs from IOB i-pins | $\mathrm{T}_{\text {WaO }}$ | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10.0 \end{array}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Half length, one pull-up inputs from internal logic | T WaOL | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 13.0 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 12.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Note: These delays are specified from the decoder input to the decoder output. For pin-to-pin delays, add the input delay ( $\mathrm{T}_{\text {PID }}$ ) and output delay ( $\mathrm{T}_{\mathrm{OPR}}$ or $\mathrm{T}_{\mathrm{OPC}}$ ), as listed on page 2-93.

## Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100\% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

|  | Speed Grade |  | $\begin{gathered} -6 \\ \hline \text { Max } \end{gathered}$ | $\begin{array}{c\|} \hline-5 \\ \hline \text { Max } \end{array}$ | $\begin{gathered} -4 \\ \hline \text { Max } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Device |  |  |  |  |
| Global Signal Distribution | $\mathrm{T}_{\mathrm{PG}}$ | XC4003H | 7.8 | 5.8 | 5.1 | ns |
| From pad through primary buffer, to any clock k |  | XC4005H | 8.0 | 6.0 | 5.5 | ns |
| From pad through secondary buffer, to any clock k | $\mathrm{T}_{\mathrm{SG}}$ | XC4003H | 8.8 | 6.8 | 6.3 | ns |
|  |  | XC4005H | 9.0 | 7.0 | 6.7 | ns |

## Horizontal Longline Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are $100 \%$ functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

| Speed Grade |  |  | -6 | -5 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Device | Max | Max |  |
| TBUF driving a Horizontal Longline (L.L.) I going High or Low to L.L. while T is Low, i.e. buffer is constantly active | $\mathrm{T}_{101}$ | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{array}{r} 8.8 \\ 10.0 \end{array}$ | $\begin{aligned} & 6.2 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| I going Low to L.L. going from resistive pull-up High to active Low, (TBUF configured as open drain) | $\mathrm{T}_{102}$ | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{array}{r} 9.3 \\ 10.5 \end{array}$ | $\begin{aligned} & 6.7 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| T going Low to L.L. going from resistive pull-up or floating High to active Low, (TBUF configured as open drain) | $\mathrm{T}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \text { XC4005H } \end{aligned}$ | $\begin{aligned} & 10.7 \\ & 12.0 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10.0 \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| T going High to TBUF going inactive, not driving the L.L. | T ${ }_{\text {OFF }}$ | All devices | 3.0 | 2.0 | ns |
| T going High to L.L. going from Low to High, pulled up by single resistor | TPUS | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 24.0 \\ & 26.0 \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 22.0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| T going High to L.L. going from Low to High, pulled up by two resistors | $\mathrm{T}_{\text {PUF }}$ | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 12.0 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10.0 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

## Input and Output Parameters (Pin-to-Pin)

All values listed below are tested directly and guaranteed over the operating conditions. The same parameters can also be derived indirectly from the IOB and Global Buffer specifications. The XACT delay calculator uses this indirect method. When there is a discrepancy between these two methods, the directly tested values listed below should be used, and the indirectly derived values must be ignored.

|  | Speed Grade |  | -6* | -5* |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Device |  |  | Units |
| Global Clock to Output (fast) using nearest CLB FF | TICKOF (Max) | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \text { XC4005H } \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Global Clock to Output (slew limited) using nearest CLB FF | Tіско (Max) | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \text { XC4005H } \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Set-up Time, using nearest CLB FF | $\mathrm{T}_{\text {PSUF }}$ (Min) | $\begin{aligned} & \hline \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Hold time, using nearest CLB FF | $\mathrm{T}_{\text {PHF }}$ <br> (Min) | $\begin{aligned} & \mathrm{XC} 4003 \mathrm{H} \\ & \mathrm{XC} 4005 \mathrm{H} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

* Data not available at press time


Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture).

When testing fast outputs, only one output switches. When testing slew-rate limited outputs, half the number of outputs on one side of the device are switching.

These parameter values are tested and guaranteed for worst-case conditions of supply voltage and temperature,
and also with the most unfavorable clock polarity choice. The use of a rising-edge clock reduces the effective clock delay by 1 to 2 ns .

The use of a rising clock edge, therefore, reduces the clock-to-output delay, and ends the hold-time requirement earlier. The use of a falling clock edge reduces the input set-up time requirement.

In the tradition of guaranteeing absolute worst-case parameter values, the table above does not take advantage of these improvements. The user can chose between a rising clock edge with slightly shorter output delay, or a falling clock edge with slightly shorter input set-up time. One of these parameters is inevitably better than the guaranteed specification listed above, albeit by only one to two nanoseconds.

## CLB Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are $100 \%$ functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

|  | Speed Grade | -6 |  | -5 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Min | Max | Min | Max |  |
| Combinatorial Delays F/G inputs to $X / Y$ outputs F/G inputs via $\mathrm{H}^{\prime}$ to $\mathrm{X} / \mathrm{Y}$ outputs C inputs via H to $\mathrm{X} / \mathrm{Y}$ outputs | $\begin{aligned} & \mathrm{T}_{\text {ILO }} \\ & \mathrm{T}_{\text {IHO }} \\ & \mathrm{T}_{\mathrm{HHO}} \end{aligned}$ |  | $\begin{aligned} & 6.0 \\ & 8.0 \\ & 7.0 \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| CLB Fast Carry Logic <br> Operand inputs (F1,F2,G1,G4) to Cout <br> Add/Subtract input (F3) to Cout Initialization inputs (F1,F3) to $\mathrm{C}_{\text {OUt }}$ $\mathrm{C}_{\mathrm{IN}}$ through function generators to $\mathrm{X} / \mathrm{Y}$ outputs $\mathrm{C}_{\text {IN }}$ to $\mathrm{C}_{\text {OUT }}$, bypass function generators. | Topcy <br> $\mathrm{T}_{\text {ASCY }}$ <br> Tincy <br> Tsum <br> $\mathrm{T}_{\mathrm{BYP}}$ |  | $\begin{aligned} & 7.0 \\ & 8.0 \\ & 6.0 \\ & 8.0 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 6.0 \\ & 4.0 \\ & 6.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Sequential Delays Clock K to outputs Q | T ${ }_{\text {cko }}$ |  | 5.0 |  | 3.0 | ns |
| Set-up Time before Clock K <br> F/G inputs <br> F/G inputs via $\mathrm{H}^{\prime}$ <br> C inputs via H 1 <br> C inputs via DIN <br> C inputs via EC <br> C inputs via S/R, going Low (inactive) <br> $\mathrm{C}_{\text {IN }}$ input via $\mathrm{F}^{\prime} / \mathrm{G}^{\prime}$ <br> $\mathrm{C}_{\text {IN }}$ input via $\mathrm{F}^{\prime} / \mathrm{G}^{\prime}$ and $\mathrm{H}^{\prime}$ | TICK <br> TIHCK <br> Tннск <br> T ${ }_{\text {DICK }}$ <br> TECCK <br> $\mathrm{T}_{\mathrm{RCK}}$ | $\begin{array}{r} 6.0 \\ 8.0 \\ 7.0 \\ 4.0 \\ 7.0 \\ 6.0 \\ 8.0 \\ 10.0 \end{array}$ |  | $\begin{aligned} & 4.5 \\ & 6.0 \\ & 5.0 \\ & 3.0 \\ & 4.0 \\ & 4.5 \\ & 6.0 \\ & 7.5 \end{aligned}$ |  |  |
| Hold Time after Clock K <br> F/G inputs <br> F/G inputs via $\mathrm{H}^{\prime}$ <br> C inputs via H 1 <br> C inputs via DIN <br> C inputs via EC <br> $C$ inputs via $S / R$, going Low (inactive) | $\mathrm{T}_{\mathrm{CKI}}$ <br> $\mathrm{T}_{\text {CKIH }}$ <br> Т ${ }_{\text {СКнн }}$ <br> $\mathrm{T}_{\text {CKDI }}$ <br> TCKEC <br> $\mathrm{T}_{\text {CKR }}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock <br> Clock High time <br> Clock Low time | $\begin{aligned} & \mathrm{T}_{\mathrm{CH}} \\ & \mathrm{~T}_{\mathrm{CL}} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | 4.0 |  | ns |
| Set/Reset Direct <br> Width (High) <br> Delay from $C$ inputs via $S / R$, going High to $Q$ | $\mathrm{T}_{\mathrm{RPW}}$ $\mathrm{T}_{\mathrm{RIO}}$ | 5.0 | 9.0 | 4.0 | 8.0 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Master Set/Reset* <br> Width (High or Low) <br> Delay from Global Set/Reset net to Q | $\mathrm{T}_{\text {MRW }}$ $\mathrm{T}_{\mathrm{MRQ}}$ | 21.0 | 33.0 | 18.0 | 31.0 | ns |

[^1]
## CLB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are $100 \%$ functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

| CLB RAM Option | Speed Grade |  | -6 |  | -5 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol |  | Min | Max | Min | Max |  |
| Write Operation |  |  |  |  |  |  |  |
| Address write cycle time | $16 \times 2$ | $\mathrm{T}_{\mathrm{wc}}$ | 9.0 |  | 8.0 |  | ns |
|  | $32 \times 1$ | T WCT | 9.0 |  | 8.0 |  | ns |
| Write Enable pulse width (High) | $16 \times 2$ | $\mathrm{T}_{\mathrm{WP}}$ | 5.0 |  | 4.0 |  | ns |
|  | $32 \times 1$ | TWPT | 5.0 |  | 4.0 |  | ns |
| Address set-up time before beginning of WE | $16 \times 2$ | $\mathrm{T}_{\text {AS }}$ | 2.0 |  | 2.0 |  | ns |
|  | $32 \times 1$ | $\mathrm{T}_{\text {AST }}$ | 2.0 |  | 2.0 |  | ns |
| Address hold time after end of WE | $16 \times 2$ | $\mathrm{T}_{\text {AH }}$ | 2.0 |  | 2.0 |  | ns |
|  | $32 \times 1$ | $\mathrm{T}_{\text {AHT }}$ | 2.0 |  | 2.0 |  | ns |
| DIN set-up time before end of WE | $16 \times 2$ | $\mathrm{T}_{\mathrm{DS}}$ | 4.0 |  | 4.0 |  | ns |
|  | $32 \times 1$ | $\mathrm{T}_{\text {DST }}$ | 5.0 |  | 5.0 |  | ns |
| DIN hold time after end of WE | both | $\mathrm{T}_{\text {DHT }}$ | 2.0 |  | 2.0 |  | ns |
| Read Operation |  |  |  |  |  |  |  |
| Address read cycle time | $16 \times 2$ | $\mathrm{T}_{\text {RC }}$ | 7.0 |  | 5.5 |  | ns |
|  | $32 \times 1$ | $\mathrm{T}_{\mathrm{RCT}}$ | 10.0 |  | 7.5 |  | ns |
| Data valid after address change | $16 \times 2$ | $\mathrm{T}_{\text {ILO }}$ |  | 6.0 |  | 4.5 | ns |
| (no Write Enable) | $32 \times 1$ | $\mathrm{T}_{\text {IHO }}$ |  | 8.0 |  | 7.0 | ns |
| Read Operation, Clocking Data into Flip-Flop |  |  |  |  |  |  |  |
| Address setup time before clock K | $16 \times 2$ | $\mathrm{T}_{\text {ICK }}$ | 6.0 |  | 4.5 |  | ns |
|  | $32 \times 1$ | $\mathrm{T}_{\text {IHCK }}$ | 8.0 |  | 6.0 |  | ns |
| Read During Write |  |  |  |  |  |  |  |
| Data valid after WE going active | $16 \times 2$ | Two |  | 12.0 |  | 10.0 | ns |
| (DIN stable before WE) | $32 \times 1$ | Twot |  | 15.0 |  | 12.0 | ns |
| Data valid after DIN | $16 \times 2$ | $\mathrm{T}_{\mathrm{DO}}$ |  | 11.0 |  | 9.0 | ns |
| (DIN change during WE) | $32 \times 1$ | $\mathrm{T}_{\text {DOT }}$ |  | 14.0 |  | 11.0 | ns |
| Read During Write, Clocking Data into Flip-Flop |  |  |  |  |  |  |  |
| WE setup time before clock K | $16 \times 2$ | $\mathrm{T}_{\text {wCK }}$ | 12.0 |  | 10.0 |  | ns |
|  | $32 \times 1$ | T WCKT | 15.0 |  | 12.0 |  | ns |
| Data setup time before clock K | $16 \times 2$ | $\mathrm{T}_{\text {DCK }}$ | 11.0 |  | 9.0 |  | ns |
|  | $32 \times 1$ | $\mathrm{T}_{\text {DCKT }}$ | 14.0 |  | 11.0 |  | ns |

Note: Timing for the $16 \times 1$ RAM option is identical to $16 \times 2$ RAM timing

## CLB RAM Timing Characteristics



READ DURING WRITE

WRITE ENABLE

DATA IN
(stable during WE)
$X, Y$ OUTPUTS

DATA IN (changing during WE)

X,Y OUTPUTS


READ DURING WRITE, CLOCKING DATA INTO FLIP-FLOP


## IOB Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100\% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

## Inputs

| Description | Symbol | -6 |  | -5 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Propagation Delays from CMOS or TTL Levels Pad to I1, I2 | $\mathrm{T}_{\text {PID }}$ |  | 4.0 |  | 3.0 | ns |

## Outputs

| Description | Symbol | -6 |  | -5 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Propagation Delays to TTL Levels <br> Output (O) to Pad (Resistive Mode) <br> Otuput (O) to Pad (Capacitive Mode) <br> 3-state to Pad begin hi-Z (Resistive Mode) 3 -state to Pad begin hi-Z (Capacitive Mode) 3-state to Pad active and valid (Resistive Mode) 3 -state to Pad active and valid (Capacitive Mode) |  |  |  |  |  |  |
|  | TopR |  | 9.5 |  | 7.5 | ns |
|  | TopC |  | 10.5 |  | 8.0 | ns |
|  | $\mathrm{T}_{\text {TSHZR }}$ |  | 10.5 |  | 8.5 | ns |
|  | T TSHZC |  | 8.0 |  | 6.5 | ns |
|  | T TSONR |  | 14.0 |  | 11.0 | ns |
|  | T TSONC |  | 16.0 |  | 12.0 | ns |
| Propagation Delays to CMOS Levels <br> Output (O) to Pad (Resistive Mode) <br> Otuput (O) to Pad (Capacitive Mode) 3-state to Pad begin hi-Z (Resistive Mode) 3 -state to Pad begin hi-Z (Capacitive Mode) 3 -state to Pad active and valid (Resistive Mode) 3 -state to Pad active and valid (Capacitive Mode) |  |  |  |  |  |  |
|  | Topr |  | 9.5 |  | 7.5 | ns |
|  | TopC |  | 9.0 |  | 7.0 | ns |
|  | $\mathrm{T}_{\text {TSHZR }}$ |  | 10.5 |  | 8.5 | ns |
|  | $\mathrm{T}_{\text {TSHZC }}$ |  | 8.0 |  | 6.5 | ns |
|  | $\mathrm{T}_{\text {TSONR }}$ |  | 14.0 |  | 11.0 | ns |
|  | $\mathrm{T}_{\text {TSONC }}$ |  | 14.0 |  | 11.0 | ns |

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture).
2. Output delays change with capacitive loading as described in the following table.

|  | TTL Levels | CMOS Levels | Units |
| :--- | :---: | :---: | :---: |
| Resistive Mode | 0.03 | 0.03 | $\mathrm{~ns} / \mathrm{pF}$ |
| Capacitive Mode | 0.04 | 0.03 | $\mathrm{~ns} / \mathrm{pF}$ |

3. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor, or alternatively, configured as a driven output or be driven from an external source.

XC4003H Pinouts

| Pin Description | PG191 | PQ208 | $\begin{array}{\|c} \text { Bound } \\ \text { Scan } \\ \hline \end{array}$ | Pin Description | PG191 | PQ208 | $\begin{array}{\|c\|} \hline \text { Bound } \\ \text { Scan } \\ \hline \end{array}$ | Pin Description | PG191 | PQ208 | $\begin{array}{\|c} \text { Bound } \\ \text { Scan } \\ \hline \end{array}$ | Pin Description | PG191 | PQ208 | $\begin{aligned} & \text { Bound } \\ & \text { Scan } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | J4 | 183 | - | I/O | C10 | 27 | 182 | GND | K15 | 79 | - | GND | R9 | 131 | - |
| I/O (A8) | J3 | 184 | 62 | 1/O | B10 | 28 | 185 | I/O | K16 | 80 | 307 | I/O (D3) | T9 | 132 | 427 |
| I/O (A9) | J2 | 185 | 65 | 1/O | A9 | 29 | 188 | I/O | K17 | 81 | 310 | $\mathrm{I} / \mathrm{O}(\overline{\mathrm{RS}})$ | U9 | 133 | 430 |
| 1/O | J1 | 186 | 68 | 1/O | A10 | 30 | 191 | 1/O | K18 | 82 | 313 | I/O | V9 | 134 | 433 |
| 1/O | H1 | 187 | 71 | 1/O | A11 | 31 | 194 | I/O | L18 | 83 | 316 | 1/O | V8 | 135 | 436 |
| 1/O | H2 | 188 | 74 | 1/O | C11 | 32 | 197 | I/O | L17 | 84 | 319 | 1/O | U8 | 136 | 439 |
| 1/O | H3 | 189 | 77 | 1/O | B11 | 33 | 200 | I/O | L16 | 85 | 322 | 1/0 | T8 | 137 | 442 |
| I/O (A10) | G1 | 190 | 80 | 1/O | A12 | 34 | 203 | I/O | M18 | 86 | 325 | I/O (D2) | V7 | 138 | 445 |
| I/O (A11) | G2 | 191 | 83 | 1/O | B12 | 35 | 206 | I/O | M17 | 87 | 328 | 1/0 | U7 | 139 | 448 |
| I/O | F1 | 192 | 86 | I/O | A13 | 36 | 209 | I/O | N18 | 88 | 331 | I/O | V6 | 140 | 451 |
| I/O | E1 | 193 | 89 | GND | C12 | 37 | - | I/O | P18 | 89 | 334 | I/O | U6 | 141 | 454 |
| GND | G3 | 194 | - | I/O | B13 | 38 | 212 | GND | M16 | 90 | - | GND | T7 | 142 | - |
| 1/O | F2 | 195 | 92 | 1/O | A14 | 39 | 215 | I/O | N17 | 91 | 337 | I/O | V5 | 143 | 457 |
| 1/O | D1 | 196 | 95 | I/O | A15 | 40 | 218 | I/O | R18 | 92 | 340 | 1/O | V4 | 144 | 460 |
| 1/O | C1 | 197 | 98 | I/O | C13 | 41 | 221 | I/O | T18 | 93 | 343 | I/O | U5 | 145 | 463 |
| 1/O | E2 | 198 | 101 | 1/O | B14 | 42 | 224 | I/O | P17 | 94 | 346 | I/O | T6 | 146 | 466 |
| I/O (A12) | F3 | 199 | 104 | I/O | A16 | 43 | 227 | I/O | N16 | 95 | 349 | I/O (D1) | V3 | 147 | 469 |
| I/O (A13) | D2 | 200 | 107 | I/O | B15 | 44 | 230 | I/O | T17 | 96 | 352 | I/O (RCLK-BUSY/ RDY) | V2 | 148 | 472 |
| I/O | B1 | 201 | 110 | I/O | C14 | 45 | 233 | I/O | R17 | 97 | 355 | I/O | U4 | 149 | 475 |
| 1/O | E3 | 202 | 113 | 1/O | A17 | 46 | 236 | 1/O | P16 | 98 | 358 | I/O | T5 | 150 | 478 |
| I/O (A14) | C2 | 203 | 116 | SGCK2 (I/O) | B16 | 47 | 239 | I/O | U18 | 99 | 361 | I/O (D0, DIN) | U3 | 151 | 481 |
| SGCK1 (A15, I/O) | B2 | 204 | 119 | O (M1) | C15 | 48 | 242 | SGCK3 (I/O) | T16 | 100 | 364 | SGCK4 (DOUT, I/O) | T4 | 152 | 484 |
| VCC | D3 | 205 | - | GND | D15 | 49 | - | GND | R16 | 101 | - | CCLK | V1 | 153 | - |
| - | - | 206* | - | 1 (M0) | A18 | 50 | $245 \dagger$ | - | - | 102* | - | VCC | R4 | 154 | - |
| - | - | 207* | - | - | - | 51* | - | DONE | U17 | 103 | - | - | - | 155* | - |
| - | - | 208* | - | - | - | 52* | - | - | - | 104* | - | - | - | 156* | - |
| - | - | 1* | - | - | - | 53* | - | - | - | 105* | - | - | - | 157* | - |
| GND | D4 | 2 | - | - | - | 54* | - | VCC | R15 | 106 | - | - | - | 158* | - |
| - | - | 3* | - | VCC | D16 | 55 | - | - | - | 107* | - | O (TDO) | U2 | 159 | - |
| PGCK1 (A16, I/O) | C3 | 4 | 122 | 1 (M2) | C16 | 56 | $246 \dagger$ | PROG | V18 | 108 | - | GND | R3 | 160 | - |
| I/O (A17) | C4 | 5 | 125 | PGCK2 (I/O) | B17 | 57 | 247 | I/O (D7) | T15 | 109 | 367 | I/O (A0, WS) | T3 | 161 | 2 |
| 1/O | B3 | 6 | 128 | I/O (HDC) | E16 | 58 | 250 | PGCK3 (I/O) | U16 | 110 | 370 | PGCK4 (I/O, A1) | U1 | 162 | 5 |
| 1/O | C5 | 7 | 131 | I/O | C17 | 59 | 253 | I/O | T14 | 111 | 373 | I/O | P3 | 163 | 8 |
| I/O (TDI) | A2 | 8 | 134 | I/O | D17 | 60 | 256 | 1/O | U15 | 112 | 376 | I/O | R2 | 164 | 11 |
| I/O (TCK) | B4 | 9 | 137 | 1/O | B18 | 61 | 259 | I/O (D6) | V17 | 113 | 379 | I/O (CS1, A2) | T2 | 165 | 14 |
| I/O | C6 | 10 | 140 | I/O (LDC) | E17 | 62 | 262 | I/O | V16 | 114 | 382 | I/O (A3) | N3 | 166 | 17 |
| 1/O | A3 | 11 | 143 | I/O | F16 | 63 | 265 | I/O | T13 | 115 | 385 | I/O | P2 | 167 | 20 |
| 1/O | B5 | 12 | 146 | I/O | C18 | 64 | 268 | I/O | U14 | 116 | 388 | 1/O | T1 | 168 | 23 |
| I/O | B6 | 13 | 149 | I/O | D18 | 65 | 271 | I/O | V15 | 117 | 391 | I/O | R1 | 169 | 26 |
| GND | C7 | 14 | - | I/O | F17 | 66 | 274 | I/O | V14 | 118 | 394 | I/O | N2 | 170 | 29 |
| 1/O | A4 | 15 | 152 | GND | G16 | 67 | - | GND | T12 | 119 | - | GND | M3 | 171 | - |
| 1/O | A5 | 16 | 155 | I/O | E18 | 68 | 277 | I/O | U13 | 120 | 397 | I/O | P1 | 172 | 32 |
| I/O (TMS) | B7 | 17 | 158 | 1/O | F18 | 69 | 280 | 1/O | V13 | 121 | 400 | 1/O | N1 | 173 | 35 |
| 1/O | A6 | 18 | 161 | 1/O | G17 | 70 | 283 | I/O (D5) | U12 | 122 | 403 | I/O (A4) | M2 | 174 | 38 |
| 1/O | C8 | 19 | 164 | 1/O | G18 | 71 | 286 | I/O (CS0) | V12 | 123 | 406 | I/O (A5) | M1 | 175 | 41 |
| 1/O | A7 | 20 | 167 | I/O | H16 | 72 | 289 | I/O | T11 | 124 | 409 | I/O | L3 | 176 | 44 |
| 1/O | B8 | 21 | 170 | I/O | H17 | 73 | 292 | I/O | U11 | 125 | 412 | I/O | L2 | 177 | 47 |
| 1/O | A8 | 22 | 173 | I/O | H18 | 74 | 295 | I/O | V11 | 126 | 415 | I/O | L1 | 178 | 50 |
| 1/O | B9 | 23 | 176 | I/O | J18 | 75 | 298 | 1/O | V10 | 127 | 418 | 1/O | K1 | 179 | 53 |
| I/O | C9 | 24 | 179 | I/O | J17 | 76 | 301 | I/O (D4) | U10 | 128 | 421 | I/O (A6) | K2 | 180 | 56 |
| GND | D9 | 25 | - | I/O (ERR, INIT) | J16 | 77 | 304 | I/O | T10 | 129 | 424 | I/O (A7) | K3 | 181 | 59 |
| VCC | D10 | 26 | - | VCC | J15 | 78 | - | VCC | R10 | 130 | - | GND | K4 | 182 | - |

* Indicates unconnected package pins.
$\dagger$ Contributes only one bit (.i) to the boundary scan register.
Boundary Scan Bit $0=$ TDO.T
Boundary Scan Bit 1 = TDO.O
Boundary Scan Bit $487=$ BSCANT.UPD

| Pin Description | PG223 | MC240 | Bound Scan | Pin Description | PG223 | MC240 | Bound Scan | Pin Description | PG223 | MC240 | Bound Scan | Pin Description | PG223 | MC240 | Bound Scan |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | J4 | 212 | - | 1/O | B10 | 32 | 221 | 1/O | K16 | 92 | 367 | 1/O (D3 | T9 | 152 | 511 |
| I/O (A8) | J3 | 213 | 74 | I/O | A9 | 33 | 224 | I/O | K17 | 93 | 370 | I/O (RS) | U9 | 153 | 514 |
| I/O (A9) | J2 | 214 | 77 | 1/O | A10 | 34 | 227 | 1/0 | K18 | 94 | 373 | I/O | V9 | 154 | 517 |
| 1/O | J1 | 215 | 80 | I/O | A11 | 35 | 230 | I/O | L18 | 95 | 376 | I/O | V8 | 155 | 520 |
| 1/O | H1 | 216 | 83 | 1/O | C11 | 36 | 233 | 1/0 | L17 | 96 | 379 | I/O | U8 | 156 | 523 |
| 1/O | H2 | 217 | 86 | GND |  | 37 |  | 1/O | L16 | 97 | 382 | I/O | T8 | 157 | 526 |
| I/O | H3 | 218 | 89 | I/O | D11 | 38 | 236 | GND | - | 98 | - | GND |  | 158 |  |
| GND | - | 219 | - | 1/0 | D12 | 39 | 239 | 1/O | L15 | 99 | 385 | I/O (D2) | V7 | 159 | 529 |
| 1/O (A10) | G1 | 220 | 92 | VCC | - | 40 | - | 1/0 | M15 | 100 | 388 | I/O | U7 | 160 | 532 |
| 1/O (A11) | G2 | 221 | 95 | 1/0 | B11 | 41 | 242 | VCC | $=$ | 101 | - | VCC | - | 161 | - |
| VCC | - | 222 | - | I/O | A12 | 42 | 245 | 1/O | M18 | 102 | 391 | I/O | V6 | 162 | 535 |
| 1/0 | H4 | 223 | 98 | I/O | B12 | 43 | 248 | I/O | M17 | 103 | 394 | I/O | U6 | 163 | 538 |
| 1/0 | G4 | 224 | 101 | 1/0 | A13 | 44 | 251 | 1/0 | N18 | 104 | 397 | 1/O | R8 | 164 | 541 |
| 1/0 | F1 | 225 | 104 | GND | C12 | 45 | - | I/O | P18 | 105 | 400 | I/O | R7 | 165 | 544 |
| 1/O | E1 | 226 | 107 | 1/O | D13 | 46 | 254 | GND | M16 | 106 | - | GND | T7 | 166 | - |
| GND | G3 | 227 | - | 1/0 | D14 | 47 | 257 | 1/O | N15 | 107 | 403 | I/O | R6 | 167 | 547 |
| 1/O | F2 | 228 | 110 | 1/0 | B13 | 48 | 260 | 1/0 | P15 | 108 | 406 | 1/O | R5 | 168 | 550 |
| 1/O | D1 | 229 | 113 | I/O | A14 | 49 | 263 | I/O | N17 | 109 | 409 | I/O | V5 | 169 | 553 |
| 1/0 | C1 | 230 | 116 | I/O | A15 | 50 | 266 | I/O | R18 | 110 | 412 | I/O | V4 | 170 | 556 |
| 1/0 | E2 | 231 | 119 | 1/0 | C13 | 51 | 269 | 1/0 | T18 | 111 | 415 | 1/O | U5 | 171 | 559 |
| 1/O (A12) | F3 | 232 | 122 | 1/0 | B14 | 52 | 272 | 1/0 | P17 | 112 | 418 | I/O | T6 | 172 | 562 |
| 1/O (A13) | D2 | 233 | 125 | 1/0 | A16 | 53 | 275 | 1/0 | N16 | 113 | 421 | I/O (D1) | V3 | 173 | 565 |
| I/O | F4 | 234 | 128 | 1/O | B15 | 54 | 278 | I/O | T17 | 114 | 424 | $\begin{gathered} \text { I/O (RCLK-BUSY/ } \\ \text { RDY) } \\ \hline \end{gathered}$ | V2 | 174 | 568 |
| 1/O | E4 | 235 | 131 | 1/0 | C14 | 55 | 281 | 1/0 | R17 | 115 | 427 | 1/O | U4 | 175 | 571 |
| 1/0 | B1 | 236 | 134 | 1/0 | A17 | 56 | 284 | 1/0 | P16 | 116 | 430 | I/O | T5 | 176 | 574 |
| 1/O | E3 | 237 | 137 | SGCK2 (1/0) | B16 | 57 | 287 | 1/0 | U18 | 117 | 433 | I/O (DO, DIN) | U3 | 177 | 577 |
| I/O (A14) | C2 | 238 | 140 | O (M1) | C15 | 58 | 290 | SGCK3 (I/O) | T16 | 118 | 436 | SGCK4 (DOUT, I/O) | T4 | 178 | 580 |
| SGCK1 (A15, I/O) | B2 | 239 | 143 | GND | D15 | 59 | - | GND | R16 | 119 | - | CCLK | V1 | 179 | - |
| VCC | D3 | 240 | - | 1 (M0) | A18 | 60 | 293† | DONE | U17 | 120 | - | VCC | R4 | 180 | - |
| GND | D4 | 1 | - | VCC | D16 | 61 | - | VCC | R15 | 121 | - | O (TDO) | U2 | 181 | - |
| PGCK1 (A16,//O) | C3 | 2 | 146 | 1 (M2) | C16 | 62 | 294 $\dagger$ | PROG | V18 | 122 | - | GND | R3 | 182 | - |
| I/O (A17) | C4 | 3 | 149 | PGCK2 (I/O) | B17 | 63 | 295 | I/O (D7) | T15 | 123 | 439 | I/O (A0, WS) | T3 | 183 | 2 |
| I/O | B3 | 4 | 152 | I/O (HDC) | E16 | 64 | 298 | PGCK3 (I/O) | U16 | 124 | 442 | PGCK4 (I/O, A1) | U1 | 184 | 5 |
| 1/O | C5 | 5 | 155 | I/O | C17 | 65 | 301 | 1/O | T14 | 125 | 445 | I/O | P3 | 185 | 8 |
| I/O (TDI) | A2 | 6 | 158 | 1/0 | D17 | 66 | 304 | 1/0 | U15 | 126 | 448 | I/O | R2 | 186 | 11 |
| I/O (TCK) | B4 | 7 | 161 | 1/0 | B18 | 67 | 307 | I/O | R14 | 127 | 451 | I/O (CS1, A2) | T2 | 187 | 14 |
| 1/O | C6 | 8 | 164 | I/O (LDC) | E17 | 68 | 310 | 1/0 | R13 | 128 | 454 | I/O (A3) | N3 | 188 | 17 |
| 1/0 | A3 | 9 | 167 | 1/0 | F16 | 69 | 313 | I/O (D6) | V17 | 129 | 457 | I/O | P4 | 189 | 20 |
| I/O | B5 | 10 | 170 | I/O | C18 | 70 | 316 | I/O | V16 | 130 | 460 | I/O | N4 | 190 | 23 |
| 1/0 | B6 | 11 | 173 | 1/0 | D18 | 71 | 319 | 1/0 | T13 | 131 | 463 | I/O | P2 | 191 | 26 |
| 1/O | D5 | 12 | 176 | 1/0 | F17 | 72 | 322 | 1/0 | U14 | 132 | 466 | I/O | T1 | 192 | 29 |
| 1/O | D6 | 13 | 179 | 1/0 | E15 | 73 | 325 | 1/0 | V15 | 133 | 469 | 1/O | R1 | 193 | 32 |
| GND | C7 | 14 | - | I/O | F15 | 74 | 328 | I/O | V14 | 134 | 472 | I/O | N2 | 194 | 35 |
| 1/O | A4 | 15 | 182 | GND | G16 | 75 | - | GND | T12 | 135 | - | - | - | 195* | - |
| 1/0 | A5 | 16 | 185 | 1/0 | E18 | 76 | 331 | 1/0 | R12 | 136 | 475 | GND | M3 | 196 | - |
| I/O (TMS) | B7 | 17 | 188 | 1/0 | F18 | 77 | 334 | 1/O | R11 | 137 | 478 | I/O | P1 | 197 | 38 |
| 1/O | A6 | 18 | 191 | 1/0 | G17 | 78 | 337 | 1/O | U13 | 138 | 481 | 1/O | N1 | 198 | 41 |
| VCC | - | 19 | - | 1/O | G18 | 79 | 340 | 1/O | V13 | 139 | 484 | I/O | M4 | 199 | 44 |
| 1/O | D7 | 20 | 194 | VCC | - | 80 | - | VCC | - | 140 | - | 1/0 | L4 | 200 | 47 |
| I/O | D8 | 21 | 197 | I/O | H16 | 81 | 343 | I/O (D5) | U12 | 141 | 487 | VCC | - | 201 | - |
| GND | - | 22 | - | 1/0 | H17 | 82 | 346 | 1/0 ('डSO) | V12 | 142 | 490 | 1/O (A4) | M2 | 202 | 50 |
| 1/0 | C8 | 23 | 200 | GND | - | 83 | - | GND | - | 143 | - | 1/O (A5) | M1 | 203 | 53 |
| I/O | A7 | 24 | 203 | I/O | G15 | 84 | 349 | I/O | T11 | 144 | 493 | GND | - | 204 | - |
| 1/0 | B8 | 25 | 206 | I/0 | H15 | 85 | 352 | 1/0 | U11 | 145 | 496 | I/O | L3 | 205 | 56 |
| 1/0 | A8 | 26 | 209 | 1/0 | H18 | 86 | 355 | 1/0 | V11 | 146 | 499 | 1/0 | L2 | 206 | 59 |
| I/O | B9 | 27 | 212 | 1/O | J18 | 87 | 358 | 1/0 | V10 | 147 | 502 | 1/0 | L1 | 207 | 62 |
| I/O | C9 | 28 | 215 | I/O | J17 | 88 | 361 | I/O (D4) | U10 | 148 | 505 | 1/0 | K1 | 208 | 65 |
| GND | D9 | 29 | - | I/O (ERR, INIT) | J16 | 89 | 364 | 1/O | T10 | 149 | 508 | 1/O (A6) | K2 | 209 | 68 |
| VCC | D10 | 30 | - | VCC | J15 | 90 | - | VCC | R10 | 150 | - | I/O (A7) | K3 | 210 | 71 |
| 1/O | C10 | 31 | 218 | GND | K15 | 91 | - | GND | R9 | 151 | - | GND | K4 | 211 | - |

* Indicates unconnected package pins.
$\dagger$ Contributes only one bit (.i) to the boundary scan register.
Boundary Scan Bit $0=$ TDO.T
Boundary Scan Bit $1=$ TDO. 0


## Ordering Information



## Component Availability

| PINS |  | 84 | 100 |  |  | 120 | 144 | 156 | 160 | 164 | 191 | 196 | 208 |  | 223 | 225 | 240 |  | 299 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  | PLAST. PLCC | PLAST. PQFP | PLAST. VQFP | $\begin{array}{\|c\|} \hline \text { TOP } \\ \text { BRAZED } \\ \text { CQFP } \end{array}$ | $\begin{gathered} \text { CERAM. } \\ \text { PGA } \end{gathered}$ | PLAST. TQFP | CERAM PGA | PLAST. PQFP | TOP BRAZED CQFP | CERAM. PGA | $\begin{array}{\|c\|} \hline \text { TOP } \\ \text { BRAZED } \\ \text { CQFP } \\ \hline \end{array}$ | PLAST. PQFP | METAL PQFP | $\begin{gathered} \text { CERAM. } \\ \hline \text { PGA } \end{gathered}$ | $\begin{gathered} \text { PLAST. } \\ \text { BGA } \end{gathered}$ | PLAST. PQFP | METAL PQFP | METAL PQFP |
| CODE |  | PC84 | PQ100 | VQ100 | CB100 | PG120 | TQ144 | PG156 | PQ160 | CB164 | PG191 | CB196 | PQ208 | MQ208 | PG223 | BG225 | PQ240 | MQ240 | PG299 |
| XC4003H | -6 |  |  |  |  |  |  |  |  |  | C I |  | C I |  |  |  |  |  |  |
|  | -5 |  |  |  |  |  |  |  |  |  | C |  | C |  |  |  |  |  |  |
| XC4005H | -6 |  |  |  |  |  |  |  |  |  |  |  |  |  | Cl |  | C I | Cl |  |
|  | -5 |  |  |  |  |  |  |  |  |  |  |  |  |  | C |  | C | C |  |

[^2]
[^0]:    Note: 1. XC4003H-with $50 \%$ of the outputs simultaneously sinking 24 mA . XC4005H-with $33 \%$ of the outputs simultaneously sinking 24 mA . 2. With no output current loads, no active input or long line pull-resistors, all package pins at $\mathrm{V}_{\mathrm{cc}}$ or GND , and the LCA configured with a MakeBits tie option.

[^1]:    * Timing is based on the XC4005H. For other devices see XACT timing calculator.

[^2]:    $\mathrm{C}=$ Commercial $=0^{\circ}$ to $+85^{\circ} \mathrm{C} \quad \mathrm{I}=$ Industrial $=-40^{\circ}$ to $+100^{\circ} \mathrm{C} \quad \mathrm{M}=$ Mil Temp $=-55^{\circ}$ to $+125^{\circ} \mathrm{C}$
    $B=$ MIL-STD-883C Class B $\quad$ Parentheses indicate future product plans

