

XC4300 HardWire[™] Array Family

Product Specification

Features

- Mask-programmed versions of Programmable Logic Cell Arrays FPGA
 - Specifically designed for easy XC4000 series FPGA conversions
 - Significant cost reduction for high volume applications
 - Transparent conversion from FPGA device
 - On-chip scan-path test latches
 - High performance deep submicron CMOS process
 - Meets XC4000 series -4 speeds (system clock rates of 60-70 MHz)
 - On-chip ultra-fast RAM
 - 5 volt operation
- Easy conversion with guaranteed results
 - No customer engineering resource required
 - Fully pin-for-pin compatible
 - Supports most popular package types
 - Same specifications and architecture as programmable XC4000 FPGA devices
 - Up to 13,000 gate complexity
 - All nets and CLBs preserved
 - FPGA Design File used to generate production ready prototypes
 - Prototypes built on production fab line, fully tested to production specification

Description

The XC4300 HardWire Array are mask-programmed versions of the XC4000 programmable devices. In volume applications where the design is stable, the programmable FPGA devices used for prototyping and initial production can be replaced by their HardWire Array equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In a programmable array device, the logic functions and interconnections are determined by the configuration program data, loaded and stored in internal static-memory cells. The HardWire Array has the identical architecture as the programmable FPGA device it replaces. All CLBs, IOBs, interconnect topology, power distribution and so on are the same. In the HardWire Array, the memory cells and the logic they control are replaced by metal connections. Thus the HardWire array is a semicustom device manufactured to provide a customer specific function, yet is completely compatible with the programmable FPGA device it replaces.

Xilinx manufactures the HardWire Array using the information from the programmable array design file. Since the HardWire device is both pinout and architecturally identical to the programmable array device, it is easily created without all the costly and time-consuming engineering activity that other semicustom solutions would require – no redesign time, no expensive and time-consuming simulation runs, no place and route, no test-vector generation. The combination of the programmable FPGA device and the HardWire Array offers the fastest and easiest way to get a new product to market, while ensuring low cost, low risk, and high-volume cost reduction.

HardWire	dWire Replacement Grade					Pa	ackag	es			
Device	FPGA	Supported up to 240*	PC 84	PQ 100	VQ 100	TQ 144	PQ 160	PQ 208	BG 225	PG 191	PQ 240
XC4303	XC4002A, XC4003/A	-4	\checkmark	\checkmark	\checkmark						
XC4305	XC4004A, XC4005/A	-4	\checkmark	\checkmark		\checkmark		\checkmark			
XC4310	XC4006, XC4008, XC4010	-4									
XC4313	XC4013	-4						\checkmark			

Table 1. Summary of HardWire Product Availability For Each Member of the XC4000 Family

* Consult factory for information if faster speed grades are required.

X7094

Electrical Characteristics

The XC4300 HardWire Array family is form, fit and function compatible with the XC4000 FPGA family (for XC4000E designs utilizing Select-RAM[™] features, Xilinx offers the XC4400 HardWire devices for lower cost solutions for high volume products). Accordingly, all XC4300 HardWire devices meet the electrical specifications of the respective XC4000 FPGA device for the -4 Speed Grade. For specific data, please see the XC4000 section of the Xilinx Programmable Logic Data Book. Absolute Maximum Ratings, Operating Conditions, DC Characteristics, Input to Output Parameters (Pin-to-Pin) and Switching Characteristics of the -4 Speed Grade of the appropriate device type apply.

XC4300 Features

- CLB has two **independent** 4-input function generators. A **third** function generator combines the outputs of the two other function generators with a ninth input. All function inputs are swappable, all have full access; none are mutually exclusive.
- CLB has very fast arithmetic carry capability.
- CLB function generator look-up table can also be used as high-speed **RAM**.
- CLB flip-flops have asynchronous set or reset.
- CLB has four outputs, two flip-flops, two combinatorial.
- CLB connections symmetrically located on all four edges.
- **IOB** has more versatile clocking polarity options.
- **IOB** has programmable input set-up time:
 - **long** to avoid potential hold time problems, **short** to improve performance.
- **IOB** has Long Line access through its own TBUF.
- Outputs are **n-channel only**, lower VOH increases speed, outputs do not clamp to V_{cc} .

Table 2. Three Generations of Xilinx HardWire LCA Families

XC4303 and XC4305 can sink 24 mA per output; XC4310 12 mA per output

IEEE 1149.1- type **boundary scan** is supported in the I/O.

Wide decoders on all four edges of the array.

- Increased number of interconnect resources.
- All CLB inputs and outputs have access to most interconnect lines.
- Switch Matrices are simplified to increase speed.
- Eight global nets can be used for clocking or distributing logic signals.
- **TBUF** output configuration is more versatile and 3-state control less confined.

Program is single-function input pin, overrides everything. **INIT pin** also acts as Configuration Error output.

- **Start-up** can be **synchronized** to any user clock (this is a configuration option).
- No Powerdown, but instead a **Global 3-state input** that does not reset any flip-flops.
- No on-chip crystal oscillator amplifier.

Configuration Bit Stream includes CRC error checking. Configuration Clock can be increased to >8 MHz.

Configuration Clock is **fully static**, no constraint on the maximum Low time.

Parameter	XC4300	XC3300	XC2300
Max number of flip-flops	2280	928	174
Max number of user I/O	240	144	74
Max number of RAM bits	28,800	0	0
Function generators per CLB	3	2	2
Number of logic inputs per CLB	9	5	4
Number of logic outputs per CLB	4	2	2
Number of low-skew global nets	8	2	2
Dedicated decoders	yes	no	no
Fast carry logic	yes	no	no
Internal 3-state drivers	yes	yes	no
Output slew-rate control	yes	yes	no
Power-down option	no	yes	yes
Crystal oscillator circuit	no	yes	yes



Figure 1. Logic Cell Array Structure

Architectural Overview

As shown in Figure 1, the HardWire Array has the same architecture as the programmable FPGA device it replaces. The perimeter of I/O Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks carrying logic signals among blocks, analogous to printedcircuit-board traces connecting SSI/MSI packages.

The logic functions of the blocks are implemented by lookup tables. Functional options are implemented by userdefined multiplexers. Interconnecting networks between blocks are implemented with user-defined fixed metal connections.

I/O Block

Each user-defined IOB, shown in Figure 5, provides an interface between the external package pin and the internal user logic. It can be defined for input, output or bidirectional signals. The IOB is identical to that used in the programmable array device. There are a wide variety of I/O options available to the user.

Summary of I/O Options

Inputs

- Direct
- Latched/Registered
- Programmable pull-up/pull-down resistor

Outputs

- Direct/registered
- Inverted/not inverted
- 3-state/on/off
- Full speed/slew limited
- 3-state/output enable (inverse)

See *The XC4000 Data Book* for more details on IOB operation.

Configurable Logic Block

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The powerful and flexible XC4000/4300 CLB provides more capability than previous generations of array devices, resulting in more "effective gates per CLB." The XC4300 CLB is identical to that used in the XC4000 family of FPGA devices. Each CLB has two flip-flops and two independent 4-input function generators. A total of thirteen CLB inputs and four CLB outputs provide access to the function generators and flip-flops. These inputs and outputs connect to the user-defined fixed metal interconnects.

The versatility of the CLB function generators improves system speed significantly. In addition, the CLB can pass the combinatorial outputs to the interconnect network, and can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well. The flip-flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated, task. This increases the functional density of the device.

See The Xilinx *Programmable Logic Data Book* for more information on Configurable Logic Blocks.

Interconnect

User-defined interconnect resources in the array provide routing paths to connect inputs and outputs of the I/O and logic blocks into logic networks. Three types of metal interconnects are provided to accommodate various network-interconnect requirements:

- General purpose
- Direct connect
- LongLines.

The topology of all these interconnect resources is identical with that of the FPGA, but the speed of the interconnect paths is significantly faster, since all interconnections are fixed metal connections.

Architectural Enhancements

The XC4300 HardWire arrays provide the system features below, incorporated to improve system speed, device flexibility, and ease of use.

On-Chip Memory

The XC4000/XC4300 family provides very fast on-chip RAM/ROM capability. Each CLB can be configured as a small memory block that can be combined with as many other CLBs as desired. This reduces the cost of distributed memory dramatically.

Wide Decoding

The XC4300 family has 16 very fast programmable decoders located at the chip periphery, four on each chip edge. They accept I/O signals and internal signals as input and generate a very fast decoded output. This fast-

decoding feature makes designing with FPGAs easier in many applications.

Fast Carry Logic

Each CLB includes high-speed carry logic. The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods, like carry generate/propagate, are meaningless even at the 16-bit level, and are of marginal benefit at the 32-bit level.

The fast-carry logic opens the door to many new applications involving arithmetic operation where the previous generations of FPGAs were not fast or efficient enough. High-speed address offset calculations in microprocessors or graphics systems, and high-speed addition in digital-signal processing are two typical applications.

JTAG Boundary Scan

The XC4000/XC4300 family implements IEEE 1149.1 Boundary-scan methodology. This technique permits systems manufacturers to test their PC boards more safely, thoroughly, and efficiently, at significantly lower cost than using the traditional bed-of-nails test.

Configuration and Start-up

The XC4300 family of HardWire arrays are designed to be fully compatible with their XC4000 programmable arraydevice equivalents. While the HardWire arrays do not require the loading of configuration data, they support a wide variety of configuration modes.

Configuration

The XC4300 HardWire Array can be used as a stand-alone device or in a daisy chain with other array or HardWirearray devices. It is designed to emulate the configuration sequence of the XC4000 array device for most configuration modes. The HardWire Array cannot act as the first device in a daisy-chain in Master Parallel or Peripheral Mode; however it can operate downstream from an array device operating in these modes. Stand-alone array designs using these modes are also acceptable, since the HardWire Array provides an "instant-on" option. The "instant-on" option bypasses the normal configuration emulation sequence. This mode can also be used for systems where the normal configuration delay is not acceptable.

If "instant-on" is not selected, the user can select either the "bit-swallowing" or "no-data" option. With the bit-swallowing option, the device fully supports Serial Configuration Modes, and may be used anywhere in a daisy chain of array devices with no change to the configuration bitstream required. With the no-data option, the HardWire Array does not "swallow" its own configuration data. Whatever bits are fed into the DIN pin will appear at the DOUT pin after a delay "TDIO". This mode is useful for a stand-alone HardWire array, or in a daisy chain where the designer wants to reduce the total number of required configuration bits.

Start-Up Sequence

The XC4300 HardWire Arrays are designed to emulate the start-up sequence of the FPGA devices as closely as possible, however, multiple options are available. The start-up sequence may be thought of as three stages: power-on-reset; internal clear; and configuration. There are three basic sequence options:

- Standard configuration
- Rapid reset
- Instant-on

Standard Configuration Sequence

An internal power-on reset circuit is triggered when power is applied. When V_{CC} reaches approximately 3 V, the device generates a POR (power-on reset) pulse. During the reset, the I/O output buffers are disabled and all inputs are pulled High. The POR pulse has a nominal delay of 22 ms. If the MO pin is held Low during the POR cycle, (see chart) the POR pulse is extended to four times its nominal delay. This ensures that all daisy-chained slave devices will have sufficient time to power up.

Following the POR cycle, the HardWire Array enters a "clearing" state. This state emulates the memory clear performed by a FPGA upon power-up. The length of the clear cycle is nominally 250 μ s.

At the completion of the clear cycle the <u>INIT</u> pin is sampled. If the <u>INIT</u> pin is held Low, the "configuration" is delayed until <u>INIT</u> is driven High and the value of the Mode pins is latched. If the device is in Master Mode (see chart) it begins to produce CCLKs. If the device is in Slave Mode it requires CCLKs to be supplied from another device.

If "no-data" is chosen after four CCLK cycles the part is "configured" and the Done pin is released. (If the device is in a daisy chain with the DONE pins tied together the DONE pin will remain Low until all devices have completed configuration.)

Table 3. Configuration Modes

M0	M1	POR	CCLK
0	Х	4X	Mstr
1	0	1X	Mstr
1	1	1X	Slv
1			

Example 1. As a stand alone HardWire Array.

Example 2. As a daisy chain of all HardWire Arrays.



P P or H - - - P or H - - - P or H - - -

Example 4. As a HardWire Array device acting as a Serial Master with any combination of Programmable and HardWire Arrays as slaves.



Figure 2.

One CCLK after the DONE pin goes High the I/Os will become active. The internal global reset is user-defined to release either one CCLK cycle before or after the I/O pins become active. A HardWire Array operating in Master Mode will stop producing CCLKs one cycle after the I/Os become active.

If "bit-swallowing" is chosen, the device will behave exactly like a serial mode XC4000. A complete bit stream is required to configure the array. The full range of start-up options offered by the XC4000 are available.

Rapid Reset

The rapid-reset cycle follows the same three stages as the standard configuration sequence, however the time delays are significantly reduced. The POR pulse is shortened and is nominally 1 μ s. The clearing-state delay is also reduced to approximately 1 μ s. Following the clearing state, the configuration stage is the same as for the standard configuration sequence.

Instant-On

When the Instant-On option is selected, the HardWire Array has a short POR delay of nominally 1 μ s. If the <u>INIT</u> pin is not held Low, the array goes active within an additional 1 μ s. The DONE pin goes High, the I/Os become active, and the internal global set/reset signal goes inactive. Holding the <u>INIT</u> pin Low delays start-up until the <u>INIT</u> pin is released, at which time the device goes active within 1 μ s. The CCLK pin is disabled during the entire power-up and start-up sequence.

Performance

The XC4300 family of HardWire Arrays is manufactured using the same high-performance submicron CMOS technology. Actual array performance is determined by the timing of critical paths, including the timing for the logic and storage elements in that path and the timing of the associated interconnect. HardWire Array logic-block performance is equal to or slightly faster than the equivalent FPGA performance, while the interconnect performance is significantly faster.

All HardWire Arrays are specified and tested for operation at the fastest equivalent FPGA speed available at the time the HardWire device is introduced. For the XC4300 family, this means all parts are guaranteed to the -4 speed grade. Since the finished HardWire product is customized for a specific customer and application, speed grading is not available.

Power

Power for the HardWire Array is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the device, dedicated V_{CC} and ground rings surround the logic array and provide power to the I/O drivers. An independent matrix of V_{CC} and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- μ F capacitor connected near the V_{CC} and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 12-mA/ 24-mA loads under worst-case conditions may be capable of driving many times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise. A maximum total external capacitive load for simultaneous fast-mode switching in the same direction is 200 pF per power/ground pin pair. For slew-rate limited outputs this total is four times larger.

XC4000/XC4300-Family Pin Assignments

Xilinx offers members of the XC4300 family in a variety of surface-mount and through-hole package types, with pin counts from 84 to 225.

Each chip is offered in several package types to accommodate the available PC-board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without requiring PC-board changes.

3 V/5 V Considerations

The XC4300 HardWire Array operates as 5 volt device only. See table 4.

Table 4. 5 Volt Operation

	5 Volt Operation				
	Vil (max)	Vih (min)	Vol (max)	Voh (min)	
XC4300	0.80	2.00	0.40	V _{CC} -0.4	

X7115

HardWire Array Testability

The HardWire Array products contain significant on-chip logic to facilitate manufacturability and testing. This logic, combined with Xilinx's internal Automatic Test Generation (ATG) software, assures 100% functionality. In fact, the HardWire array can be 100% functionally tested by Xilinx without the need for customer generated test vectors (as is required with custom gate arrays).

This section examines the two basic block structures and the special test circuitry in the HardWire Array.

Test Architecture

The HardWire Array contains two types of internal blocks: the Input/Output Block (IOB) and the Configurable Logic Block (CLB). To accomplish 100% functional testing, special test circuitry is designed into the device. This circuitry allows testing of each block (CLB and IOB) in a synchronized procedure known as "Scan Test". Special dedicated test latches (called TBLKs) are included on all HardWire devices. They are completely transparent to the normal operation of the circuit. Scan testing allows the contents of all internal flip-flops to be serially shifted off-chip, and for Xilinx generated test vectors to be shifted into the device, thus enabling all flip-flops to be initialized to any desired state.

These special dedicated test latches are placed into each CLB and IOB. Each CLB has four internal test latches, (placed at the CLB outputs), while each IOB contains four test latches (placed at the IOB inputs) as shown in Figures 3 and 4. The placement of these test latches is very important, since each CLB output or IOB input can fanout to multiple destinations. All sources and destinations of logic blocks come from other logic blocks. Therefore, this placement of the latches provides complete access to all nets and synchronized control of all CLBs and IOBs.

The test latches are connected into a daisy chain which passes through every flip-flop in the array. Figure 5 shows an overview of the scan path. The path begins at the Scan In pin, sequences through each CLB, then through the IOBs, and finally exits at the Scan Out pin. This scan path can be seen in more detail in Figure 4, which shows the precise sequence with which the CLB and IOB internal test latches are loaded or read.



X1350

Figure 3. HardWire CLB Test Latch Locations



Figure 4. HardWire IOB Test Latch Location







Figure 6. Detailed Scan Path

The internal architecture of a TBLK is shown in Figure 7. In the normal operation mode of the HardWire array, SW1 is in position A and all the test latches are bypassed completely. The HardWire array device is set into Test Mode (SW1 = position B) by Xilinx ATG software. This software inputs unique conditions on several control pins while serially loading a "password" into the device. For this reason, it is not possible for a customer design to inadvertently place the HardWire array into Test Mode. When SW1 is in position B (Test Mode) all the latches can receive data from either the CLB output or the previous latch in the daisy chain (SQn).

Synchronized together by a special test clock, all the test latches operate in two phases. The first phase serially loads all the latches to place a specific vector at the inputs of the logic block to be tested. The second phase is a parallel load of all latches, storing the expected output data of the logic block being tested (SW2 = A). At this point testing returns to phase one and serially clocks out the results, while simultaneously clocking in a new input vector.



Figure 7. TBLK Block Diagram

Scan Test

To see how scan testing can be used to provide complete functional test coverage, consider the logic shown in Figure 8. This diagram shows a CLB (CLB2) with two inputs being driven by two different CLBs and the other two inputs being driven by two different IOBs. If we apply every possible combination of inputs to CLB2 and all expected output conditions are met, then CLB2 has been 100% functionally tested. The input conditions applied also include any register control signals (such as Clock, Reset, or Clock Enable). The same procedure is used for testing IOBs.

Looking again at Figure 8, CLB2 is tested by first serially loading the X output latches of CLB1 and CLB3 and the input latches of IOB1 and IOB2. Note that the latches on CLB2's outputs are also loaded in this first phase. Not all CLBs and IOBs can be tested at once, due to signal dependencies. To position the correct data into the latches all unused latches still need "don't cares" loaded. Regardless of which CLBs and IOBs are being tested by a particular scan vector, the complete scan path is always shifted in and out for testing and verification. The state of CLB2's output latches will be opposite to their expected results in phase two. This guarantees that CLB2's input data changed the state of its output latches and therefore, is current data.

CLB or IOB data registers using a synchronous or asynchronous clock are not a problem during this special test mode. All customer-used registers are clock inhibited during the phase one load. The inhibit of register clocking is accomplished by logically "ANDing" the register clocks with the global inhibit control line.

The test vectors needed to perform this thorough testing are created by Xilinx. No additional effort or engineering time is required from the user to ensure proper device performance. The customer design file used to create the HardWire array is used in conjunction with specially developed Xilinx Automatic Test Generation software. This creates the complete set of test vectors required to perform 100% functional testing. This software creates the data for all possible input conditions and corresponding output data for each CLB and IOB used in the customer design. This data is then compiled into the test vectors used to perform the actual testing.



Figure 8. Four Input CLB (CLB2) Driven by Two Different CLB Outputs and Two different IOB Outputs

XC4303 Pinouts

Pin			Bound
Description	PC84	PQ100	Scan
VCC	2	92	-
I/O (A8)	3	93	32
I/O (A9)	4	94	35
I/O	-	95	38
I/O	-	96	41
I/O (A10)	5	97	44
I/O (A11)	6	98	47
-	-	-	-
I/O (A12)	7	99	50
I/O (A13)	8	100	53
-	-	-	-
-	-	-	-
I/O (A14)	9	1	56
SGCK1 (A15,I/O)	10	2	59
VCC	11	3	-
GND	12	4	-
PGCK1 (A16, I/O)	13	5	62
I/O (A17)	14	6	65
-	-	-	-
-	-	-	-
I/O (TDI)	15	7	68
I/O (TCK)	16	8	71
-	-	-	-
I/O (TMS)	17	9	74
I/O	18	10	77
1/0	-	-	80
I/O	-	11	83
I/O	19	12	86
I/O	20	13	89
GND	21	14	-
VCC	22	15	-
1/0	23	16	92
1/0	24	17	95
1/0	-	18	98
1/0	-	-	101
1/0	25	19	104
1/0	26	20	107
1/0	27	21	110
I/O	-	22	113
-	-	-	-
I/O	28	23	116
SGCK2 (I/O)	29	24	119
O (M1)	30	25	122
GND	31	26	-
I (MO)	32	27	125'
VCC	33	28	-
I (M2)	34	29	126'
PGCK2 (I/O)	35	30	127
I/O (HDC)	36	31	130
_	-	-	-
-	-	-	-
I/O	-	32	133
I/O (LDC)	37	33	136
1/0	38	34	139
I/O	39	35	142
I/O	-	36	145
I/O	-	37	148
I/O	40	38	151
I/O (ERR, INIT)	41	39	154
VCC	42	40	-

* Indicates unconnected package pins. † Contributes only one bit (.i) to the boundary scan register. Boundary Scan Bit 0 = TDO.T Boundary Scan Bit 1 = TDO.O Boundary Scan Bit 247 = BSCANT.UPD

Description PC84 PQ100 Scal GND 43 41 - I/O 443 41 - I/O 444 42 157 I/O 45 43 160 I/O - 44 163 I/O - 44 163 I/O - 44 163 I/O - 45 166 I/O 46 46 169 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 - - - - I/O 49 49 178 - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - I/
GND 43 41 $-$ I/O 44 42 157 I/O 45 43 160 I/O $-$ 44 163 I/O $-$ 44 163 I/O $-$ 45 166 I/O $-$ 45 166 I/O 46 46 169 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 $ -$ I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 $-$ DONE 53 53 $-$ VCC 54 54 $-$ PROG 55 55 $-$ I/O (D7) 56 56 187
I/O 44 42 157 I/O 45 43 160 I/O - 44 163 I/O - 44 163 I/O - 45 166 I/O - 45 166 I/O 46 46 169 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - </th
I/O 45 43 160 I/O - 44 163 I/O - 45 166 I/O - 45 166 I/O 46 46 169 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 - - - - - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - -
I/O - 44 163 I/O - 45 166 I/O 46 46 169 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 - - - - - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 199 199
I/O - 45 166 I/O 46 46 169 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 199 I/O (D5) 59 60 199
I/O 46 46 168 I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 I/O 49 49 178 - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 199 I/O (D5) 59 60 199
I/O 47 47 172 I/O 48 48 175 I/O 49 49 178 I/O 49 49 178 I/O 49 49 178 - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 199 196 I/O (D5) 59 60 199 199
I/O 48 48 175 I/O 49 49 178 I/O 49 49 178 - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 199 199 I/O (D5) 59 60 199
I/O 49 49 178 I/O 49 49 178 - - - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 199 I/O (D5) 59 60 199
I/O I/O I/O I/O I/O - - - - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - - - - - DONE 53 53 -
- - - - I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (D5) 59 60 199
I/O 50 50 181 SGCK3 (I/O) 51 51 184 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 190 I/O (D5) 59 60 199 I/O (D5) 59 60 199
NO SG SG<
GND 51 51 10 GND 52 52 - DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (D5) 59 60 199
DONE 52 52 52 DONE 53 53 - VCC 54 54 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 190 I/O (D5) 59 60 199 I/O (CS0) 60 61 200
VCC 53 53 - PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (D5) 59 60 199
PROG 54 54 54 PROG 55 55 - I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (D5) 59 60 199
PROG 33 33 1 I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (D5) 59 60 199
I/O (D7) 56 56 187 PGCK3 (I/O) 57 57 190 - - - - - - - - - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (C50) 60 61 203
PGCK3 (i/O) 57 57 190 - - - - - - - - - - - - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (C50) 60 61 203
- - - - - - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (C50) 60 61 203
- - - - - I/O (D6) 58 58 193 I/O - 59 196 I/O (D5) 59 60 199 I/O (C5) 59 60 199
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
I/O(D5) 59 60 199
/O(CS0) = 60 61 202
I/O – 62 205
I/O – 63 208
I/O (D4) 61 64 211
I/O 62 65 214
VCC 63 66 -
GND 64 67 –
I/O (D3) 65 68 217
I/O (RS) 66 69 220
I/O – 70 223
I/O – – 226
I/O (D2) 67 71 229
I/O 68 72 232
I/O (D1) 69 73 235
I/O (RCLK-BUSY/RDY) 70 74 238
I/O (D0, DIN) 71 75 241
SGCK4 (DOUT, I/O) 72 76 244
CCLK 73 77 –
VCC 74 78 -
O (TDO) 75 79 -
GND 76 80 -
PGCK4 (Δ1 1/Ω) 70 92 5
1/O (A3) 80 84 11
I/O (A4) 81 85 14
I/O (A5) 82 86 17
I/O – 87 20
I/O – 88 23
I/O - 88 23 I/O (A6) 83 89 26
I/O - 88 23 I/O (A6) 83 89 26 I/O (A7) 84 90 29

1-. Г

Г

- - -

Pin				Bound
Description	PC84	PQ160	PQ208	Scan
VCC	2	142	183	-
I/O (A8)	3	143	184	44
1/0 (A0)	3	143	104	47
I/O (A9)	4	144	185	47
I/O	-	145	186	50
I/O	-	146	187	53
-	-	-	188*	_
			400*	
-	-	-	189	-
I/O (A10)	5	147	190	56
I/O (A11)	6	148	191	59
1/0	_	149	192	62
1/0		140	102	02
1/0	-	150	193	60
GND	-	151	194	-
_	-	-	195*	-
_	-	_	196*	_
_		450*	107*	
-	-	152	197	_
-	-	153*	198*	-
I/O (A12)	7	154	199	68
1/0 (A12)	0	166	200	71
1/O (A13)	0	155	200	/1
-			-	
I/O	-	156	201	74
I/O	-	157	202	77
1/0 (A14)	0	150	202	80
1/U (A14)	3	100	203	00
SGCK1 (A15, I/O)	10	159	204	83
VCC	11	160	205	
_	<u> </u>	_	206*	
-	<u> </u>	<u> </u>	200	
-	-	-	207	
-			208*	
_	-	-	1*	
GND	12	1	2	_
0110		<u> </u>	-	
-	-	-	3	-
PGCK1 (A16, I/O)	13	2	4	86
I/O (A17)	14	3	5	89
1/0		4	6	02
1/0		-	-	32
1/0	-	5	1	95
-	-	-	-	-
I/O (TDI)	15	6	8	98
1/0 (101)	10	-	0	30
I/O (TCK)	16	7	9	101
-	-	8*	10*	-
_	_	9*	11*	_
			12*	
_		_	12	_
-	-	-	13	-
GND	-	10	14	-
1/0	_	11	15	10/
1/0		11	15	104
I/U		12	16	107
I/O (TMS)	17	13	17	110
I/O	18	14	18	113
-	_	-	19*	_
	<u> </u>		0.5*	
-	-	-	20^	-
I/O	-	15	21	116
I/O	-	16	22	119
1/0	10	17	22	100
1/0	19	1/	23	122
I/O	20	18	24	125
GND	21	19	25	
VCC	22	20	26	_
1/0	22	21	27	122
1/0	23	21	21	120
1/U	24	22	28	131
I/O	-	23	29	134
I/O	-	24	30	137
-	-	_	31*	
-			20*	-
-	-	-	32	_
I/O	25	25	33	140
1/0	26	26	34	143
1/0	20	20		140
1/O	-	21	35	146
I/O	-	28	36	149
GND	-	20	37	_
	<u> </u>	2.0	20*	
-	-	-	30	
-	-		39*	
-	- 1	30*	40*	_
-	-	31*	41*	
-	07	20	40	450
1/O	21	32	42	152
I/O		33	43	155
1/0	_	34	44	158
	1 -			100

XC4305 Pinouts

Pin Description	PC84	PQ160	PQ208	Bound Scan		
I/O	_	35	45	161		
-	-	-	-	-		
I/O	28	36	46	164		
SGCK2 (I/O)	29	37	47	167		
GND	30	38	48	170		
L (MO)	32	40	50	173+		
-	-	-	51*	-		
-	-	-	52*	-		
-	-	-	53*	-		
-	-	-	54*	-		
VCC	33	41	55	-		
I (M2)	34	42	56	174†		
PGCK2 (I/O)	35	43	57	175		
	- 30	44	50	1/0		
-	_	-		-		
1/0	_	46	60	184		
1/0	_	47	61	187		
	37	48	62	190		
-	-	49*	63*	-		
-	-	50*	64*	-		
-	-	-	65*	-		
			66*			
GND	-	51	67	-		
I/O	-	52	68	193		
1/0	-	53	69	196		
1/0	38	54	70	199		
1/0	39	55	/1	202		
-	-	-	72	-		
-	_	- 56	73	205		
1/0	_	57	74	203		
1/0	40	58	76	211		
I/O (ERR, INIT)	41	59	77	214		
VCC	42	60	78	-		
GND	43	61	79	-		
I/O	44	62	80	217		
I/O	45	63	81	220		
I/O	-	64	82	223		
I/O	-	65	83	226		
-	-	-	84*	-		
-	-	-	85*	-		
1/0	46	66	86	229		
1/0	47	67	87	232		
1/0	-	68	88	235		
GND	_	70	0.9	230		
GND	_	10	01*	_		
	_	_	91	_		
-	_	71*	93*	-		
-	-	72*	94*	-		
I/O	48	73	95	241		
I/O	49	74	96	244		
I/O	-	75	97	247		
1/0	-	76	98	250		
1/0	50	77	99	253		
SUCK3 (I/U)	51	/ð 70	100	256		
-		-	102*	_		
DONE	53	80	103	_		
-	-	-	104*	_		
-	-	-	105*	-		
VCC	54	81	106	-		
		-	107*	-		
PROG	55	82	108			
I/O (D7)	56	83	109	259		
PGCK3 (I/O)	57	84	110	262		
I/O	-	85	111	265		
-	-	-	-	-		
1/0	-	86	112	268		
I/O (D6)	58	87	113	271		
Boundary Scan Bit 0 = TDO.T Boundary Scan Bit 1 = TDO O						

Din				Pound
Description	PC84	PO160	PO208	Scan
1/0	-	88	114	274
-	-	89*	115*	-
-	-	89*	115*	-
-	-	901	116*	-
-	-	-	117*	-
-	-	-	118"	-
GND	-	91	119	-
1/0	-	92	120	2//
I/O (D5)	59	93	121	283
I/O (CS0)	60	95	123	286
-	-	-	124*	_
-	-	-	125*	-
I/O	-	96	126	289
I/O	-	97	127	292
I/O (D4)	61	98	128	295
1/0	62	99	129	298
VCC	63	100	130	-
GND	64	101	131	-
I/O (D3)	65	102	132	301
1/0 (KS)	66	103	133	304
1/0	-	104	135	310
	-	-	136*	-
-	_	-	137*	-
I/O (D2)	67	106	138	313
I/O	68	107	139	316
I/O	-	108	140	319
I/O	-	109	141	322
GND	-	110	142	-
-	-	-	143*	-
-	-	-	144"	-
-	-	111	145	-
 I/O (D1)	- 69	112	140	325
	70	114	147	329
1/0 (KCEK-B031/KDT)	70	114	140	320
-	_	-	-	-
I/O	-	116	150	334
I/O (D0, DIN)	71	117	151	337
SGCK4 (DOUT, I/O)	72	118	152	340
CCLK	73	119	153	-
VCC	74	120	154	-
-	-	-	155*	-
-	-	-	156*	-
-	-	-	157"	-
-	75	-	150	_
	70	121	109	-
	/10 77	122	160	- 2
PGCK4 (A1 I/O)	78	123	162	2 5
/0	-	125	163	8
-	-	-	-	-
I/O	-	126	164	11
I/O (CS1,A2)	79	127	165	14
I/O (A3)	80	128	166	17
-	-	129*	167*	-
_	-	130*	168*	-
-	-	-	169"	-
		404	170	_
	-	131	1/1	-
1/0	_	132	172	20
1/0 / ^ 4)	81	12/	174	20
I/O (A4)	82	134	175	20 20
-			176*	-
_	-	136*	177*	-
I/O	-	137	178	32
I/O	-	138	179	35
I/O (A6)	83	139	180	38
I/O (A7)	84	140	181	41
GND	1	141	182	_

* Indicates unconnected package pins. † Contributes only one bit (.i) to the boundary scan register.

XC4310 Pinouts

Pin				Boundary
Description	PQ160	PG191	PQ208	Scan Order
VCC	142	J4	183	-
I/O (A8)	143	J3	184	62
I/O (A9)	144	J2	185	65
I/O	145	J1	186	68
I/O	146	H1	187	71
I/O	-	H2	188	74
I/O	-	H3	189	77
I/O (A10)	147	G1	190	80
I/O (A11)	148	G2	191	83
I/O	149	F1	192	86
I/O	150	E1	193	89
GND	151	G3	194	-
I/O	-	F2	195	92
I/O	-	D1	196	96
I/O	152	C1	197	98
I/O	153	E2	198	101
I/O (A12)	154	F3	199	104
I/O (A13)	155	D2	200	107
I/O	156	B1	201	110
I/O	157	E3	202	113
I/O (A14)	158	C2	203	116
SGCK1 (A15, I/O)	159	B2	204	119
VCC	160	D3	205	-
-	-	-	206*	-
-	-	-	207*	-
-	-	-	208*	-
-	-	-	1*	-
GND	1	D4	2	-
-	-	-	3*	-
PGCK1 (A16, I/O)	2	C3	4	122
I/O (A17)	3	C4	5	125
I/O	4	B3	6	128
I/O	5	C5	7	131
I/O (TDI)	6	A2	8	134
I/O (TCK)	7	B4	9	137
I/O	8	C6	10	140
I/O	9	A3	11	143
I/O	-	B5	12	146
I/O	-	B6	13	149
GND	10	C7	14	-
I/O	11	A4	15	152
I/O	12	A5	16	155
I/O (TMS)	13	B7	17	158
I/O	14	A6	18	161
I/O	-	C8	19	164
I/O	-	A7	20	167
I/O	15	B8	21	170
I/O	16	A8	22	173
I/O	17	B9	23	176
I/O	18	C9	24	179
GND	19	D9	25	-
VCC	20	D10	26	-
I/O	21	C10	27	182
I/O	22	B10	28	185
I/O	23	A9	29	188

Pin				Boundary
Description	PQ160	PG191	PQ208	Scan Order
I/O	24	A10	30	191
I/O	-	A11	31	194
I/O	-	C11	32	197
I/O	25	B11	33	200
I/O	26	A12	34	203
I/O	27	B12	35	206
I/O	28	A13	36	209
GND	29	C12	37	-
I/O	-	B13	38	212
I/O	-	A14	39	215
I/O	30	A15	40	218
I/O	31	C13	41	221
I/O	32	B14	42	224
I/O	33	A16	43	227
I/O	34	B15	44	230
I/O	35	C14	45	233
I/O	36	A17	46	236
SGCK2 (I/O)	37	B16	47	239
M1	38	C15	48	242
GND	39	D15	49	-
MO	40	A18	50	245†
-	-	-	51*	
	_	_	52*	
	_		53*	
	_		5.1*	
VCC		 D16	55	
VCC	41	C16	56	-
	42	D17	57	240
	43		57	247
1/0 (HDC)	44	E16	58	250
1/0	45	D17	59	253
1/0	46	D17	60	256
1/0	47	B18	61	259
1/0 (LDC)	48	E17	62	262
1/0	49	F16	63	265
1/0	50	C18	64	268
1/0	-	D18	65	2/1
1/0	-	<u>⊢17</u>	66	274
GND	51	G16	67	-
1/0	52	E18	68	2//
1/0	53	<u>⊢18</u>	69	280
1/0	54	G17	/0	283
1/0	55	G18	/1	286
1/0	-	H16	72	289
1/0	-	H17	73	291
1/0	56	H18	74	295
1/0	57	J18	75	298
1/0	58	J17	76	301
I/O (ERR, INIT)	59	J16	77	304
VCC	60	J15	78	-
GND	61	K15	79	-
I/O	62	K16	80	307
I/O	63	K17	81	310
I/O	64	K18	82	313
I/O	65	L18	83	316
I/O	-	L17	84	319
1/0	-	L16	85	322
I I/O	66	I M18	1 86	325

* Indicates unconnected package pins.

† Contributes only one bit (.i) to the boundary scan register.

Pin				Boundary
Description	PQ160	PG191	PQ208	Scan Order
I/O	67	M17	87	328
I/O	68	N18	88	331
I/O	69	P18	89	334
GND	70	M16	90	-
I/O	-	N17	91	337
1/0	-	R18	92	340
1/0	71	T18	93	343
1/0	72	P17	94	346
1/0	72	N16	05	240
1/0	73	T17	35	343
1/0	74		90	302
1/0	75	R17	97	300
1/0	76	P16	98	358
1/0	77	U18	99	361
SGCK3 (I/O)	78	T16	100	364
GND	79	R16	101	-
-	-	-	102*	-
DONE	80	U17	103	-
-	-	-	104*	-
-	-	-	105*	-
VCC	81	R15	106	-
-	-	-	107*	-
PROG	82	V18	108	-
	83	T15	109	367
	84	110	110	370
	95	T14	111	272
1/0	00	114	110	373
1/0	00	015	112	376
I/O (D6)	8/	V17	113	379
1/0	88	V16	114	382
1/0	89	T13	115	385
I/O	90	U14	116	388
I/O	-	V15	117	391
I/O	-	V14	118	394
GND	91	T12	119	-
I/O	92	U13	120	397
I/O	93	V13	121	400
I/O (D5)	94	U12	122	403
I/O (CSO)	95	V12	123	406
1/0	-	T11	124	409
1/0	-	U11	125	412
1/0	96	V11	126	415
1/0	97	V10	127	418
	98		128	421
	00	T10	120	121
	33		129	424
	100		130	-
	101	K9 T0	131	-
	102	19	132	427
I/O (RS)	103	U9	133	430
I/O	104	V9	134	433
I/O	105	V8	135	436
I/O	-	U8	136	439
I/O	-	T8	137	442
I/O (D2)	106	V7	138	445
I/O	107	U7	139	448
I/O	108	V6	140	451
I/O	109	U6	141	454
GND	110	T7	142	-
I/O	-	V5	143	457

XC4310 Pinouts (continued)

Pin				Boundary
Description	PQ160	PG191	PQ208	Scan Order
I/O	-	V4	144	460
I/O	111	U5	145	463
I/O	112	T6	146	466
I/O (D1)	113	V3	147	469
I/O (RCLK-BUSY/RDY)	114	V2	148	472
I/O	115	U4	149	475
I/O	116	T5	150	478
I/O (D0, DIN)	117	U3	151	481
SGCK4 (I/O)	118	T4	152	484
CCLK	119	V1	153	-
VCC	120	R4	154	-
-	-	-	155*	-
-	-	-	156*	-
-	-	-	157*	-
-	-	-	158*	-
TD0	121	U2	159	-
GND	122	R3	160	-
I/O (A0, WS)	123	T3	161	2
PGCK4 (I/O, A1)	124	U1	162	5
I/O	125	P3	163	8
I/O	126	R2	164	11
I/O (CS1, A2)	127	T2	165	14
I/O (A3)	128	N3	166	17
I/O	129	P2	167	20
I/O	130	T1	168	23
I/O	-	R1	169	26
I/O	-	N2	170	29
GND	131	M3	171	-
I/O	132	P1	172	32
I/O	133	N1	173	35
I/O (A4)	134	M2	174	38
I/O (A5)	135	M1	175	41
I/O	-	L3	176	44
I/O	136	L2	177	47
I/O	137	L1	178	50
I/O	138	K1	179	53
I/O (A6)	139	K2	180	56
I/O (A7)	140	K3	181	59
GND	141	K4	182	-

Boundary Scan Bit 0 = TDO.T Boundary Scan Bit 1 = TDO.O Boundary Scan Bit 487 = BSCAN.UPD

* Indicates unconnected package pins.

				-
Pin				Boundary
Description	PQ208	BG225	PQ240	Scan Orde
VCC	183	A10	212	-
I/O (A8)	184	E8	213	74
I/O (A9)	185	F8	214	//
1/0	186	B7	215	80
I/O	187	A7	216	83
I/O	188	G7	217	86
I/O	189	E7	218	89
-	-	-	219*	-
I/O (A10)	190	F7	220	92
I/O (A11)	191	C7	221	95
VCC	-	-	222	-
I/O	-	B6	223	98
I/O	-	E6	224	101
I/O	192	D7	225	104
I/O	193	F6	226	107
GND	194	A5	227	-
I/O	195	B5	228	110
I/O	196	D5	229	113
I/O	197	C5	230	116
I/O	198	C6	231	119
I/O (A12)	199	A4	232	122
I/O (A13)	200	D4	233	125
1/0	-	B4	234	128
1/0	-	C3	235	131
1/0	201	A3	236	134
1/0	202	C2	237	137
1/0 (A14)	202	D6	238	140
	203	Δ2	230	143
	204	<u> </u>	233	110
VCC	205	AU	240	-
-	200			-
-	207	-	-	-
	1*	-	-	-
GND	2		- 1	-
GND	2*		1	-
	3	- D1	-	- 146
	5		2	140
1/0 (A17)	5	63	3	152
1/0	7	D4 D2	5	155
	7	02	5	158
	0		7	161
	9	E3	/	164
1/0	10	D2	8	104
1/0	10		9	107
1/0	12		10	172
1/0	13		11	176
1/0	-		12	170
1/0	-		13	1/9
GND	14		14	-
1/0	15	<u>E4</u>	15	182
1/0	16	F3	16	185
I/O (TMS)	17	F2	17	188
I/O	18	F5	18	191
VCC	-	F1	19	-
I/O	-	G4	20	194
I/O		G2	21	197
-	-	-	22*	-
I/O	19	G3	23	200
I/O	20	G6	24	203
I/O	21	G5	25	206
I/O	22	G1	26	209
I/O	23	H5	27	212
I/O	24	H7	28	215
GND	25	H1	29	-
VCC	26	H2	30	-

XC4313 Pinouts

* Indicates unconnected package pins. † Contributes only one bit (.i) to the boundary scan register.

Pin				Boundary	Pin				Boundary
Description	PQ208	BG225	PQ240	Scan Orde	Description	PQ208	BG225	PQ240	Scan Orde
GND	79	R8	91	-	GND	131	H15	151	-
1/0	80	L8	92	367	I/O (D3)	132	H10	152	511
1/0	81	M9	93	370	I/O (RS)	133	G12	153	514
I/O	82	P9	94	373	I/O	134	G14	154	517
I/O	83	R9	95	376	I/O	135	G15	155	520
I/O	84	K8	96	379	I/O	136	G9	156	523
I/O	85	L9	97	382	I/O	137	G11	157	526
-	-	-	98*	-	-	-	-	158*	-
1/0	-	К9	99	385	I/O (D2)	138	G10	159	529
1/0	- 1	N9	100	388	I/O	139	G13	160	532
VCC	-	-	101	-	VCC	-	-	161	-
1/0	86	P10	102	391	1/0	140	F14	162	535
1/0	87	110	103	394	1/0	141	F11	163	538
1/0	88	N10	104	397	1/0	-	F13	164	541
1/0	89	K10	105	400	1/0	-	F10	165	544
GND	90	R11	106	-	GND	142	E15	166	-
1/0	-	N11	107	403	1/0	-	F14	167	547
1/0	<u> </u>	P11	108	406	1/0	-	E11	168	550
1/0	91	M10	109	409	1/0	143	D14	169	553
1/0	92	P12	110	412	1/0	144	F12	170	556
1/0	93	R12	111	415	1/0	145	D15	171	559
1/0	0/	N12	112	418	1/0	146	D12	172	562
1/0	05	K12	112	421		1/17	E13	172	565
1/0	95	P12	11/	424		14/	C12	174	568
1/0	97	R13	114	427		140	C15	174	571
1/0	08	D14	116	430	1/0	143	C14	175	574
1/0	00	1 1 4 K12	117	433		150	D10	170	577
	100	M12	117			151	C11	170	580
	100	D15	110			152	D15	170	500
GND	101	KI3	119	-	VCC	153	E15	1/9	-
	102	- D14	- 120	-	VCC	154	FIJ	160	-
DONE	103	K14	120	-	-	155	-	-	-
	104	-	-	-	-	150	-		-
VCC	105	- K15	- 121	-	-	157	-	-	-
	107*	KI3	121			150	Δ1 <i>1</i>	181	_
PPOG	108	D15	122		GND	160	A15	182	
	100	N14	122	439		161	C12	182	2
	110	113	123	442		162	C10	184	5
	111	N13	124	445		162	B14	185	8
1/0	112	N15	125	448	1/0	164	Δ13	186	11
1/0	112	M11	120	451		165	P12	100	14
1/0		M14	127	454	1/O (C31, A2)	105	D13	107	17
	112	M12	120	457	1/O (A3)	100	D12	100	20
1/0 (D0)	114	M15	129	460	1/0	-	A12	109	20
1/0	114	1110	100	463	1/0	-	E11	101	26
1/0	115	LII 10	101	466	1/0	169		102	20
1/0	117		102	469	1/0	100	B11	192	32
1/0	110	L14	124	472	1/0	109		193	35
	110		134	712	1/0	170	ווט	194	
	119	110	135	- 475		-	-	195	-
1/0	·	JIJ	130	4/3	GND	1/1	A11	196	- 20
1/0	-	N14	13/	4/0	1/0	172		197	30
1/0	120	K11	138	401	1/0	1/3	B10	198	41
1/0	121	Н11	139	404	1/0	-	E10	199	44
	-	-	140	-	1/0	-	80	200	4/
	122	J14	141	487		-	-	201	-
1/0 (CSO)	123	H12	142	490	I/O (A4)	174	R9	202	50
-	-	-	143*	-	I/O (A5)	175	C8	203	53
1/0	124	J10	144	493	-	-	-	204*	-
1/0	125	J11	145	496	I/O	176	F9	205	56
I/O	126	J15	146	499	I/O	177	E9	206	59
I/O	127	H13	147	502	I/O	178	A9	207	62
I/O (D4)	128	J9	148	505	I/O	179	B8	208	65
I/O	129	H9	149	508	I/O (A6)	180	H8	209	68
vcc	130	H14	150	-	I/O (A7)	181	G8	210	71
					GND	182	A8	211	-

XC4313 Pinouts (continued)

* Indicates unconnected package pins. Boundary Scan Bit 0 = TDO.T Boundary Scan Bit 1 = TDO.O Boundary Scan Bit 583 = BSCAN.UPD