

M27V800 8 Mbit (1Mb x 8 or 512Kb x 16) Low Voltage UV EPROM and OTP EPROM

NOT FOR NEW DESIGN

M27V800 is replaced by the M27W800

- 3V to 3.6V LOW VOLTAGE in READ OPERATION
- ACCESS TIME: 100ns
- BYTE-WIDE or WORD-WIDE CONFIGURABLE
- 8 Mbit MASK ROM REPLACEMENT
- LOW POWER CONSUMPTION
 - Active Current 30mA at 8MHz
 - Standby Current 20μA
- PROGRAMMING VOLTAGE: 12.5V ± 0.25V
- PROGRAMMING TIME: 100µs/word
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code: B2h

DESCRIPTION

The M27V800 is a low voltage 8 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage. It is organised as either 1 Mbit words of 8 bit or 512 Kbit words of 16 bit. The pinout is compatible with a 8 Mbit Mask ROM.

The M27V800 operates in the read mode with a supply voltage as low as 3V. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The FDIP42W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written rapidly to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27V800 is offered in PDIP42, SO44 and PLCC44 package.





Figure 1. Logic Diagram




July 2000

This is information on a product still in production but not recommended for new designs.

Figure 2A. DIP Connections

A18 🕻 1	0	42	NC
A17 🕻 2		41	A 8
A7 🛚 3		40] A9
A6 🛚 4		39	A 10
A5 🚺 5		38	A11
A4 🕻 6		37] A12
A3 🚺 7		36	A13
A2 🕻 8		35	A 14
A1 🕻 9		34	A15
A0 🚺 10	M27V800	33	A16
Ē 🖸 11	M27V800	32	BYTEVPP
V _{SS} [12 G [13		31	IVss
G 🖸 13		30	Q15A-1
Q0 🕻 14		29] Q7
Q8 🕻 15		28] Q14
Q1 🕻 16		27] Q6
Q9 🕻 17		26] Q13
Q2 🚺 18		25] Q5
Q10 [19		24	Q 12
Q3 🕻 20		23] Q4
Q11 [21		22	l∨cc
	AI	01852	-

Figure 2C. SO Connections






Table 1. Signal Names

A0-A18	Address Inputs
Q0-Q7	Data Outputs
Q8-Q14	Data Outputs
Q15A–1	Data Output / Address Input
Ē	Chip Enable
G	Output Enable
BYTEVPP	Byte Mode / Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	Not Connected Internally



Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature ⁽³⁾	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	–2 to 7	V
V _{CC}	Supply Voltage	–2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V
VPP	Program Supply Voltage	–2 to 14	V

 Table 2. Absolute Maximum Ratings ⁽¹⁾

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

3. Depends on range.

Table 3. Operating Modes

Mode	Ē	G	BYTE V _{PP}	A9	Q15A–1	Q14-Q8	Q7-Q0
Read Word-wide	VIL	VIL	VIH	Х	Data Out	Data Out	Data Out
Read Byte-wide Upper	VIL	VIL	VIL	Х	VIH	Hi-Z	Data Out
Read Byte-wide Lower	V _{IL}	VIL	VIL	Х	V _{IL}	Hi-Z	Data Out
Output Disable	VIL	VIH	Х	Х	Hi-Z	Hi-Z	Hi-Z
Program	V _{IL} Pulse	VIH	V _{PP}	Х	Data In	Data In	Data In
Verify	V _{IH}	VIL	V _{PP}	Х	Data Out	Data Out	Data Out
Program Inhibit	VIH	VIH	V _{PP}	Х	Hi-Z	Hi-Z	Hi-Z
Standby	VIH	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	VIH	V _{ID}	Code	Codes	Codes

Note: X = V_{IH} or V_{IL}, V_{ID} = 12V \pm 0.5V.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	1	1	0	0	1	0	B2h

Note: Outputs Q15-Q8 are set to '0'.

57

Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V




Figure 3. AC Testing Input Output Waveform




Table 6. Capacitance ⁽¹⁾	$(T_A = 25 \ ^{\circ}C, f = 1 \ MHz)$
-------------------------------------	---------------------------------------

Symbol	Parameter	Test Condition	Min	Max	Unit
City	Input Capacitance (except BYTEVPP)	$V_{IN} = 0V$		10	pF
C _{IN}	Input Capacitance (BYTEVPP)	$V_{IN} = 0V$		120	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

DEVICE OPERATION

The operating modes of the M27V800 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for V_{PP} and 12V on A9 for the Electronic Signature.

Read Mode

The M27V800 has two organisations, Word-wide and Byte-wide. The organisation is selected by the signal level on the BYTEV_{PP} pin. When BYTEV_{PP} is at V_{IH} the Word-wide organisation is selected and the Q15A–1 pin is used for Q15 Data Output. When the BYTEV_{PP} pin is at V_{IL} the Byte-wide organisation is selected and the Q15A–1 pin is used for the Address Input A–1. When the memory is logically regarded as 16 bit wide, but read in the Byte-wide organisation, then with A–1 at V_{IL} the

lower 8 bits of the 16 bit data are selected and with A–1 at V_{IH} the upper 8 bits of the 16 bit data are selected.

The M27V800 has two control functions, both of which must be logically active in order to obtain data at the outputs. In addition the Word-wide or Byte-wide organisation must be selected.

Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .



 Table 7. Read Mode DC Characteristics ⁽¹⁾

(T_A = 0 to 70 °C; V_{CC} = $3.3V \pm 10\%$; V_{PP} = V_{CC})

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
I _{CC} S	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, I_{OUT} = 0mA,$ f = 8MHz, V _{CC} ≤ 3.6V		30	mA
	Supply Current	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}, \ I_{OUT} = 0mA,$ $f = 5MHz, \ V_{CC} \leq 3.6V$		20	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC2}	Supply Current (Standby) CMOS	\overline{E} > V _{CC} – 0.2V, V _{CC} \leq 3.6V		20	μΑ
IPP	Program Current	Vpp = V _{CC}		10	μΑ
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH} ⁽²⁾	Input High Voltage		2	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} . 2. Maximum DC voltage on Output is V_{CC} +0.5V.

Standby Mode

The M27V800 has a standby mode which reduces the supply current from 20mA to 20µA with low voltage operation $V_{CC} \leq 3.6V$, see Read Mode DC Characteristics table for details. The M27V800 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current ICC has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor is used on every device between V_{CC} and V_{SS}. This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7µF electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.


57

Table 8. Read Mode AC Characteristics ⁽¹⁾ (T_A = 0 to 70 °C; V_{CC} = $3.3V \pm 10\%$; V_{PP} = V_{CC})

		Alt Parameter		M27V800						
Symbol	Alt		Test Condition	-100		-120		-150		Unit
					Max	Min	Мах	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100		120		150	ns
t _{BHQV}	t _{ST}	BYTE High to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		100		120		150	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120		150	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		60		70	ns
t _{BLQZ} ⁽²⁾	t _{STD}	BYTE Low to Output Hi-Z	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		45		50		60	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	45	0	50	0	60	ns
t _{GHQZ} ⁽²⁾	tDF	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	45	0	50	0	60	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	5		5		5		ns
t _{BLQX}	tон	BYTE Low to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	5		5		5		ns


Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} 2. Sampled only, not 100% tested.

Figure 5. Word-Wide Read Mode AC Waveforms




57





Note: $\overline{\text{BYTE}}V_{\text{PP}} = V_{\text{IL.}}$

Figure 7. BYTE Transition AC Waveforms



Note: Chip Enable (\overline{E}) and Output Enable (\overline{G}) = V_{IL}.

Table 9. Programming Mode DC Characteristics ⁽¹⁾

Symbol	Parameter	Parameter Test Condition M		Max	Unit
ΙLI	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$		±1	μΑ
Icc	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2.4	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -2.5mA	3.5		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 10. Programming Mode AC Characteristics ⁽¹⁾

Symbol	Alt	Parameter	Test Condition	Min	Max	
t AVEL	tas	Address Valid to Chip Enable Low		2		
t _{QVEL}	t _{DS}	Input Valid to Chip Enable Low		2		
t _{VPHAV}	t _{VPS}	V _{PP} High to Address Valid		2		
t _{VCHAV}	t _{VCS}	V _{CC} High to Address Valid		2		
t _{ELEH}	t _{PW}	Chip Enable Program Pulse Width		45	55	
t _{EHQX}	tDH	Chip Enable High to Input Transition		2		
t _{QXGL}	toes	Input Transition to Output Enable Low		2		
tGLQV	toE	Output Enable Low to Output Valid			120	
t _{GHQZ} ⁽²⁾	tDFP	Output Enable High to Output Hi-Z		0	130	
t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested.

Programming

The M27V800 has been designed to be fully compatible with the M27C800 and has the same electronic signature. As a result the M27V800 can be programmed as the M27C800 on the same programming equipments applying 12.75V on VPP and 6.25V on V_{CC} by the use of the same PRES-TO III algorithm. When delivered (and after each erasure for UV EPROM), all bits of the M27V800 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27V800 is in the programming mode when VPP input is at 12.5V, G is at V_{IH} and \overline{E} is pulsed to V_{IL} . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. \dot{V}_{CC} is specified to be $6.25V \pm 0.25V.$

57

Unit μs μs μs μs us μs μs ns ns

ns





Figure 8. Programming and Verify Modes AC Waveforms

Figure 9. Programming Flowchart



PRESTO III Programming Algorithm

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 26 seconds. Programming with PRESTO III consists of applying a sequence of 50 μ s program pulses to each word until a correct verify occurs (see Figure 9). During programing and verify operation a MARGIN MODE circuit is automatically activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE at V_{CC} much higher than 3.6V provides the necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27V800s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27V800 may be common. A TTL low level pulse applied to a M27V800's \overline{E} input and V_{PP} at 12.5V, will program that M27V800. A high level \overline{E} input inhibits the other M27V800s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{E} at V_{IH} and \overline{G} at V_{IL}, V_{PP} at 12.5V and V_{CC} at 6.25V.

Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27V800. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V800, with VPP = V_{CC} = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Electronic Signature mode.


Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27V800, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0. Note that the M27V800 and M27C800 have the same identifier bytes.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27V800 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V800 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V800 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V800 window to prevent unintentional erasure. The recommended erasure procedure for M27V800 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 W-sec/cm². The erasure time with this dosage is approximately 30 to 410 minutes using an ultraviolet lamp with 12000 μ W/cm² power rating. The M27V800 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.



Table 11. Ordering Information Scheme



TR = Tape & Reel Packing

M27V800 is replaced by the M27W800


For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

57

M27V800

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
A3		3.89	4.50		0.153	0.177
В		0.41	0.56		0.016	0.022
B1	1.45	-	-	0.057	_	-
С		0.23	0.30		0.009	0.012
D		54.41	54.86		2.142	2.160
D2	50.80	-	-	2.000	_	-
E	15.24	-	-	0.600	-	-
E1		14.50	14.90		0.571	0.587
е	2.54	-	-	0.100	-	-
eA	14.99	-	-	0.590	_	-
eB		16.18	18.03		0.637	0.710
L		3.18			0.125	
S		1.52	2.49		0.060	0.098
K	9.40	-	-	0.370	_	-
K1	11.43	-	-	0.450	-	-
α		4°	11°		4°	11°
N	42			42		

Figure 10. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window, Package Outline




Drawing is not to scale.

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А		-	5.08		-	0.200	
A1		0.25	-		0.010	-	
A2		3.56	4.06		0.140	0.160	
В		0.38	0.53		0.015	0.021	
B1		1.27	1.65		0.050	0.065	
С		0.20	0.36		0.008	0.014	
D		52.20	52.71		2.055	2.075	
D2	50.80	-	-	2.000	-	-	
E	15.24	-	-	0.600	-	-	
E1		13.59	13.84		0.535	0.545	
e1	2.54	-	-	0.100	-	_	
eA	14.99	-	-	0.590	-	_	
eB		15.24	17.78		0.600	0.700	
L		3.18	3.43		0.125	0.135	
S		0.86	1.37		0.034	0.054	
α		0°	10°		0°	10°	
Ν	42			42			

Table 13. PDIP42 - 42 pin Plastic DIP, 600 mils width, Package Mechanical Data

Figure 11. PDIP42 - 42 pin Plastic DIP, 600 mils width, Package Outline




Drawing is not to scale.

M27V800

Symb	mm			inches			
	Тур	Min	Мах	Тур	Min	Max	
А		4.20	4.70		0.165	0.185	
A1		2.29	3.04		0.090	0.120	
A2		-	0.51		-	0.020	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		17.40	17.65		0.685	0.695	
D1		16.51	16.66		0.650	0.656	
D2		14.99	16.00		0.590	0.630	
E		17.40	17.65		0.685	0.695	
E1		16.51	16.66		0.650	0.656	
E2		14.99	16.00		0.590	0.630	
е	1.27	-	_	0.050	-	_	
F		0.00	0.25		0.000	0.010	
R	0.89	-	_	0.035	-	-	
Ν	44			44			
CP			0.10			0.004	

Table 14. PLCC44 - 44 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Figure 12. PLCC44 - 44 lead Plastic Leaded Chip Carrier, Package Outline




57

Drawing is not to scale.

Symb	mm			inches		
	Тур	Min	Мах	Тур	Min	Мах
A		2.42	2.62		0.095	0.103
A1		0.22	0.23		0.009	0.010
A2		2.25	2.35		0.089	0.093
В			0.50			0.020
С		0.10	0.25		0.004	0.010
D		28.10	28.30		1.106	1.114
E		13.20	13.40		0.520	0.528
е	1.27	-	-	0.050	-	-
Н		15.90	16.10		0.626	0.634
L	0.80	-	_	0.031	-	_
α	3°	-	_	3°	-	_
N	44			44		
СР			0.10			0.004

Table 15. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

Figure 13. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics (8) 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

