


# 5V or 3.3V, 16 Mbit (2Mb x 8) ZEROPOWER<sup>®</sup> SRAM

## **FEATURES SUMMARY**

- INTEGRATED, ULTRA LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT, AND BATTERIES
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- 10 YEARS OF DATA RETENTION IN THE ABSENCE OF POWER
- AUTOMATIC POWER-FAIL CHIP DESELECT AND WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48Z2M1Y:  $V_{CC}$  = 4.5 to 5.5V 4.2V  $\leq V_{PFD} \leq 4.5V$
  - M48Z2M1V:  $V_{CC}$  = 3.0 to 3.6V 2.8V  $\leq V_{PFD} \leq 3.0V$
- BATTERIES ARE INTERNALLY ISOLATED UNTIL POWER IS APPLIED
- PIN AND FUNCTION COMPATIBLE WITH JEDEC STANDARD 2Mb x 8 SRAMs



March 2005 1/17

# **TABLE OF CONTENTS**

FEATURES SUMMARY
Figure 1. 36-pin, DIP Module
SUMMARY DESCRIPTION
Figure 2. Logic Diagram
Table 1. Signal Names
Figure 3. DIP Connections
Figure 4. Block Diagram
OPERATION MODES
Table 2. Operating Modes
READ Mode
Figure 5. Address Controlled, READ Mode AC Waveforms
Figure 6. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms
Table 3. READ Mode AC Characteristics
WRITE Mode
Figure 7. WRITE Enable Controlled, WRITE Mode AC Waveforms
Figure 8. Chip Enable Controlled, WRITE Mode AC Waveforms
Table 4. WRITE Mode AC Characteristics
Data Retention Mode
V <sub>CC</sub> Noise And Negative Going Transients
Figure 9. Supply Voltage Protection
MAXIMUM RATING1
Table 5. Absolute Maximum Ratings10
DC AND AC PARAMETERS1
Table 6. Operating and AC Measurement Conditions1
Figure 10.AC Testing Load Circuit1
Table 7. Capacitance1
Table 8. DC Characteristics
Figure 11.Power Down/Up Mode AC Waveforms
Table 9. Power Down/Up AC Characteristics
Table 10. Power Down/Up Trip Points DC Characteristics1
DAGKAGE MEGUANIGAL INFORMATION
PACKAGE MECHANICAL INFORMATION
Figure 12.PLDIP36 – 36-pin Plastic DIP Long Module, Package Outline
Table 11. PLDIP36 – 36-pin Plastic DIP Long Module, Package Mechanical Data
DADT MUMPEDING
PART NUMBERING1
Table 12. Ordering Information Scheme
REVISION HISTORY10

RA A O	Z <sub>2</sub> M	1V	ви и о	721	<b>11</b>
IVI48	ZZIVI	ΉΥ.	IVI48	ZZN	/I T N

## **SUMMARY DESCRIPTION**

The M48Z2M1Y/V ZEROPOWER® RAM is a non-volatile 16,777,216-bit, Static RAM organized as 2,097,152 words by 8 bits. The device combines two internal lithium batteries, CMOS SRAMs and a control circuit in a plastic 36-pin DIP, long Module.

The ZEROPOWER RAM replaces industry standard SRAMs. It provides the nonvolatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

Figure 2. Logic Diagram






Table 1. Signal Names

A0-A20	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	WRITE Enable
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Figure 3. DIP Connections







# **OPERATION MODES**

The M48Z2M1Y/V has its own Power-fail Detect Circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of

data security in the midst of unpredictable system operations brought on by low  $V_{\rm CC}$ . As  $V_{\rm CC}$  falls below approximately 3V, the control circuitry connects the batteries which sustain data until valid power returns.

**Table 2. Operating Modes** 

Mode	Vcc	Ē	G	W	DQ0-DQ7	Power
Deselect		$V_{IH}$	Х	Х	High Z	Standby
WRITE	3.0 to 3.6V	VIL	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	or 4.5 to 5.5V	VIL	VIL	VIH	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	X	Х	High Z	CMOS Standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	X	X	High Z	Battery Back-up Mode


Note: X = V<sub>IH</sub> or V<sub>IL</sub>; V<sub>SO</sub> = Battery Back-up Switchover Voltage.

1. See Table 10., page 13 for details.

#### **READ Mode**

The M48Z2M1Y/V is in the READ Mode whenever  $\overline{W}$  (WRITE Enable) is high and  $\overline{E}$  (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 16,777,216 locations in the static storage array. Thus, the unique address specified by the 21 Address Inputs defines which one of the 2,097,152 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t<sub>AVQV</sub>) after the last address input signal is stable, providing that the  $\overline{E}$  (Chip Enable) and  $\overline{G}$  (Output Enable) access times are also satisfied. If the E and G access times are not met, valid data will be available after the later of Chip Enable Access time (t<sub>ELQV</sub>) or Output Enable Access Time (t<sub>GLOV</sub>). The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before t<sub>AVQV</sub>, the data lines will be driven to an indeterminate state until tavQV. If the Address Inputs are changed while E and G remain low, output data will remain valid for Output Data Hold time (t<sub>AXQX</sub>) but will go indeterminate until the next Address Access.

Figure 5. Address Controlled, READ Mode AC Waveforms



Note: Chip Enable  $(\overline{E})$  and Output Enable  $(\overline{G})$  = Low, WRITE Enable  $(\overline{W})$  = High.

tAVAV A0-A20 **VALID** tAVQV tAXQX tELQV - tEHQZ Ē tELQX tGLQV tGHQZ G tGLQX DATA OUT DQ0-DQ7 AI02052

Figure 6. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms

Note: WRITE Enable  $(\overline{W})$  = High.

Table 3. READ Mode AC Characteristics

		M48Z2M1Y -70		M48Z2M1V -85		Unit
Symbol	Parameter <sup>(1)</sup>					
		Min	Max	Min	Max	
t <sub>AVAV</sub>	READ Cycle Time	70		85		ns
t <sub>AVQV</sub> (2)	Address Valid to Output Valid		70		85	ns
t <sub>AXQX</sub> (2)	Address Transition to Output Transition	5		5		ns
t <sub>EHQZ</sub> (3)	Chip Enable High to Output Hi-Z		30		35	ns
t <sub>ELQV</sub> (2)	Chip Enable Low to Output Valid		70		85	ns
t <sub>ELQX</sub> (3)	Chip Enable Low to Output Transition	5		5		ns
t <sub>GHQZ</sub> (3)	Output Enable High to Output Hi-Z		25		35	ns
t <sub>GLQV</sub> (2)	Output Enable Low to Output Valid		35		45	ns
t <sub>GLQX</sub> (3)	Output Enable Low to Output Transition	5		5		ns


Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5V or 3.0 to 3.6V (except where noted).

#### **WRITE Mode**

The M48Z2M1Y/V is in the WRITE Mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of W or E. A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ .

The addresses must be held valid throughout the cycle. E or W must return high for minimum of te-HAX from  $\overline{E}$  or  $t_{WHAX}$  from  $\overline{W}$  prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>DVEH</sub> or t<sub>DVWH</sub> prior to the end of WRITE and remain valid for  $t_{\text{EHDX}}$  or  $t_{\text{WHDX}}$  afterward. G should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$ will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

Figure 7. WRITE Enable Controlled, WRITE Mode AC Waveforms



Note: Output Enable  $(\overline{G})$  = High.

C<sub>L</sub> = 100pF or 50pF (see Figure 10., page 11).
 C<sub>L</sub> = 5pF (see Figure 10., page 11).




Figure 8. Chip Enable Controlled, WRITE Mode AC Waveforms

Note: Output Enable  $(\overline{G})$  = High.

**Table 4. WRITE Mode AC Characteristics** 

	Parameter <sup>(1)</sup>	M48Z	M48Z2M1Y -70		2M1V	
Symbol		_			-85	
		Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE Cycle Time	70		85		ns
taveh	Address Valid to Chip Enable High	65		75		ns
t <sub>AVEL</sub>	Address Valid to Chip Enable Low	0		0		ns
t <sub>AVWH</sub>	Address Valid to WRITE Enable High	65		75		ns
t <sub>AVWL</sub>	Address Valid to WRITE Enable Low	0		0		ns
toveh	Input Valid to Chip Enable High	30		35		ns
t <sub>DVWH</sub>	Input Valid to WRITE Enable High	30		35		ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	15		15		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	10		15		ns
t <sub>ELEH</sub>	Chip Enable Low to Chip Enable High	55		75		ns
t <sub>WHAX</sub>	WRITE Enable High to Address Transition	5		5		ns
twHDX	WRITE Enable High to Input Transition	0		0		ns
t <sub>WHQX</sub> (2,3)	WRITE Enable High to Output Transition	5		5		ns
t <sub>WLQZ</sub> (2,3)	WRITE Enable Low to Output Hi-Z		25		30	ns
t <sub>WLWH</sub>	WRITE Enable Pulse Width	55		65		ns

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

2. C<sub>L</sub> = 5pF (see Figure 10., page 11).

3. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

#### **Data Retention Mode**

With valid  $V_{CC}$  applied, the M48Z2M1Y/V operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself  $t_{WP}$  after  $V_{CC}$  falls below  $V_{PFD}$ . All outputs become high impedance, and all inputs are treated as "Don't care."

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time  $t_{WP}$ , write protection takes place. When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal energy source which preserves data.

The internal coin cells will maintain data in the M48Z2M1Y/V after the initial application of  $V_{CC}$  for an accumulated period of at least 10 years when  $V_{CC}$  is less than  $V_{SO}.$  As system power returns and  $V_{CC}$  rises above  $V_{SO},$  the batteries are disconnected, and the power supply is switched to external  $V_{CC}.$  Write protection continues for  $t_{ER}$  after  $V_{CC}$  reaches  $V_{PFD}$  to allow for processor stabilization. After  $t_{ER},$  normal RAM operation can resume,


For more information on Battery Storage life refer to the Application Note AN1012.

#### **V<sub>CC</sub>** Noise And Negative Going Transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 9.) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 9. Supply Voltage Protection



# **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 5. Absolute Maximum Ratings** 

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient Operating Temperature		0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off)		-40 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias		-40 to 85	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead Solder Temperature for 10 seconds	260	°C	
V <sub>IO</sub>	Input or Output Voltages	M48Z2M1Y	-0.3 to 7	V
VIO	Imput or Output voltages	M48Z2M1V	-0.3 to 4.6	V
V <sub>CC</sub>	Supply Voltage	M48Z2M1Y	-0.3 to 7	V
VCC	M48Z2M1V		-0.3 to 4.6	V
Io	Output Current	20	mA	
$P_{D}$	Power Dissipation		1	W

Note: 1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

No preheat above 150°C, or direct exposure to IR reflow (or IR preheat) allowed, to avoid damaging the Lithium battery.

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

# DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 6. Operating and AC Measurement Conditions** 

Parameter	M48Z2M1Y	M48Z2M1V	Unit
Supply Voltage (V <sub>CC</sub> )	4.5 to 5.5	3.0 to 3.6	V
Ambient Operating Temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C
Load Capacitance (C <sub>L</sub> )	100	50	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 10. AC Testing Load Circuit



# M48Z2M1Y, M48Z2M1V

Table 7. Capacitance

Symbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		40	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / Output Capacitance		40	pF

Note: 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.

2. Outputs deselected.

3. At 25°C.

**Table 8. DC Characteristics** 

Sym	Parameter	Test Condition <sup>(1)</sup>	M48	Z2M1Y	M48	Z2M1V	Unit
Sylli	Farameter	lest Condition(*)	Min	Max	Min	Max	Offic
I <sub>LI</sub> <sup>(2)</sup>	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±4		±4	μΑ
<b>I</b> LO <sup>(2)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±4		±4	μA
Icc	Supply Current	Ē = V <sub>IL</sub> , Outputs open		140		70	mA
Icc1	Supply Current (Standby) TTL	E = V <sub>IH</sub>		10		2	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} \ge V_{CC} - 0.2V$		8		1	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	8.0	-0.3	0.6	V
VIH	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		2.2		V

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. Outputs deselected.




Figure 11. Power Down/Up Mode AC Waveforms

Table 9. Power Down/Up AC Characteristics

Symbol	Parameter <sup>(1)</sup>			Max	Unit
t <sub>ER</sub>	E Recovery Time			120	ms
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs	
t <sub>FB</sub> (3)	V <sub>PFD</sub> (min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	M48Z2M1Y	10		μs
ιFB` ′		M48Z2M1V	150		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	<sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time			μs
t <sub>WP</sub>	Write Protect Time from V <sub>CC</sub> = V <sub>PFD</sub>	M48Z2M1Y	40	150	μs
	AALITE I TOLECT TIME HOM AGG - APED	M48Z2M1V	40	250	μs

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter <sup>(1,2)</sup>		Min	Тур	Max	Unit
V <sub>PFD</sub> Power-fail Deselect Voltage	M48Z2M1Y	4.2	4.3	4.5	V	
	M48Z2M1V	2.8	2.9	3.0	V	
Vac	V <sub>SO</sub> Battery Back-up Switchover Voltage	M48Z2M1Y		3.0		V
NSO B		M48Z2M1V		2.45		V
t <sub>DR</sub> <sup>(3)</sup>	Expected Data Retention Time		10			YEARS

3. At  $25^{\circ}$ C;  $V_{CC} = 0$ V.

<sup>2.</sup> V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).


<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

Note: 1. All voltages referenced to V<sub>SS</sub>.

2. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

# PACKAGE MECHANICAL INFORMATION

Figure 12. PLDIP36 – 36-pin Plastic DIP Long Module, Package Outline




Note: Drawing is not to scale.

Table 11. PLDIP36 - 36-pin Plastic DIP Long Module, Package Mechanical Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		9.27	9.52		0.3650	0.3748
A1		0.38			0.0150	
В		0.43	0.59		0.0169	0.0232
С		0.20	0.33		0.0079	0.0130
D		52.58	53.34		2.0701	2.1000
E		18.03	18.80		0.7098	0.7402
e1		2.30	2.81		0.0906	0.1106
e3		38.86	47.50		1.5300	1.8701
eA		14.99	16.00		0.5902	0.6299
L		3.05	3.81		0.1201	0.1500
S		4.45	5.33		0.1752	0.2098
N	36			36		

# **PART NUMBERING**





blank = Tubes

Note: 1. Contact Sales Offices for availability of Extended Temperature.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

# **REVISION HISTORY**

**Table 13. Document Revision History** 

Date	Rev. No.	Revision Details	
July 1999	1.0	First Issue	
31-Aug-00	2.0	From Preliminary Data to Data Sheet	
20-Mar-02	3.0	Reformatted; Temperature information added to tables (Table 7, 8, 3, 4, 9, 10)	
29-May-02	3.1	Modified "V <sub>CC</sub> Noise and Negative Going Transients" text	
28-Mar-03	3.2	Remove 5V/5%, add 3V part (Figure 2, 3, 10; Table 5, 6, 8, 2, 3, 4, 9, 10, 12)	
02-Jul-03	3.3	Changed characteristic (Table 8)	
18-Feb-05	4.0	Reformatted; IR reflow update (Table 5)	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

