

M28F256A

CMOS 256K (32K x 8, Chip Erase) FLASH MEMORY

■ FAST ACCESS TIME: 120ns

LOW POWER CONSUMPTION

- Standby Current: 200μA Max

■ 10,000 ERASE/PROGRAM CYCLES

12V PROGRAMMING VOLTAGE

TYPICAL BYTE PROGRAMING TIME 10μs (PRESTO F ALGORITHM)

■ ELECTRICAL CHIP ERASE IN 1s RANGE

INTEGRATED ERASE/PROGRAM-STOP TIMER





Figure 1. Logic Diagram

DESCRIPTION

The M28F256A FLASH MEMORY is a non-volatile memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 32K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F256A FLASH MEMORY is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names

able 1. Signal N	ames
A0 - A14	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
\overline{w}	Write Enable
V _{PP}	Program Supply
Vcc	Supply Voltage
Vss	Ground



1/15 259 March 1993

Figure 2A. DIP Pin Connections





Figure 2B. LCC Pin Connections



Warning: NC = No Connection

Warning: NC = No Connection

Table 2. Absolute Maximum Ratings

	ute Maximum Ratings Parameter		Value	Unit
Symbol T _A	Ambient Operating Temperature	grade 1 grade 3 grade 6	0 to 70 -40 to 125 -40 to 85	°C
			-65 to 150	°C
Tsig	Storage Temperature		-0.6 to 7	V
V _{1O}	Input or Output Voltages		-0 6 to 7	V
Vcc	Supply Voltage			V
V _A 9	A9 Voltage		-0 6 to 13.5	
V _{PP}	Program Supply Voltage, during En	1	-0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

DEVICE OPERATION

The M28F256A FLASH MEMORY employs a technology similar to a 256K EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the VPP, program voltage,

input. When VPP is less than or equal to 6.5V, the command register is disabled and M28F256A functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When VPP is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input W should be High. In the Standby Mode this input is don't care.

Read_Mode. The M28F256A has two enable inputs, E and G, both of which must be Low in order to output data from the memory. The Chip Enable (E) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced from 30mA to 200µA. The device is placed in the Standby Mode by applying a High to the Chip Enable (E) input. When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable (G) input.

Output Disable Mode. When the Output Enable (G) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When VPP is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and executé, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

A write to the command register is made by bringing \overline{W} Low while \overline{E} is Low. The falling edge of \overline{W} latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

When the device is powered up and when V_{PP} is \leq 6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high VPP and use the register commands for all operations, or to switch the VPP from low to high only when needing to erase or program the memory. All command register access is inhibited when Vcc falls below the Erase/Write Lockout Voltage (V_{LKO}) of 2.5V.

ble 3. Opera	tions (1)			Ğ	$\overline{\mathbf{w}}$	A9	DQ0 - DQ7
	V PP	Operation	E		VIH	A9	Data Output
Read Only	V _{PPL}	Read	VIL	VIL	 	X	Hı-Z
flead Oilly	·	Output Disable	VIL	ViH	V _{IH}	X	Hi-Z
	'	Standby	ViH	X	X	V _{ID}	Codes
		Electronic Signature	VIL	VIL	V _{IH}	A9	Data Output
Read/Write (2)	VppH	Read	VIL	VIL	VIH	A9	Data Input
Head/write	\ \F\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Write	VIL	VIH	V _{IL} Pulse		Hı-Z
		Output Disable	VIL	VIH	ViH	X	Hı-Z
		Standby	ViH	X	X	X	FII-Z

Note: 1 X = Vil or ViH

2. Refer also to the Command Table

Table 4. Electronic Sig	nature						200	DQ1	DQ0	Hex Data
Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	Dai	0	20h
	VIL	0	0	1	0	0	0	0		ļ
Manufacturer's Code		1	0	1	0	1	0	1	0	0AAh
Device Code	V _{IH}	<u> </u>		1	<u> </u>	L				

able 5. Comma	T		t et Cyclo			2nd Cycle	
	Cycles		1st Cycle		Operation	A0-A14	DQ0-DQ7
Command	Oyo.cc	Operation	A0-A14	DQ0-DQ7	Operation		
	1	Write	X	00h			
Read	\ <u>-</u>				Read	0000h	20h
Electronic Signature	2	Write	X	90h	Read	0001h	0AAh
	 	201.04	X	20h			
Setup Erase/	2	Write	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	 	Write	X	20h
Erase _				24.01	Read	X	Data Output
Erase Verify	2	Write	A0-A14	0A0h	Head		
		Write	×	40h			
Setup Program/	2				Write	A0-A14	Data Input
Program		<u> </u>		0C0h	Read	X	Data Outpu
Program Verify	2	Write	X			X	0FFh
Reset	2	Write	X	0FFh	Write		

Note: 1 X = VIL or VIH

READ/WRITE MODES (cont'd)

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh.

The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising

READ/WRITE MODES (cont'd)

edge of $\overline{\boldsymbol{W}}$ during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied, reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).

Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle

which latches the address and data of the byte to be programmed. The rising edge of $\overline{\mathbf{W}}$ during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of W during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing twice 0FFh to the command register. The command should be followed by writing a valid command to the the command register (for example Read).

AC MEASUREMENT CONDITIONS

≤ 10ns Input Rise and Fall Times 0 45V to 2.4V Input Pulse Voltages 0 8V to 2V Input and Output Timing Ref Voltages

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 6. Capacitance ⁽¹⁾ $(T_A = 25 \, ^{\circ}\text{C}, f = 1 \, \text{MHz})$

Table 6. Car	pacitance $^{(1)}$ (T _A = 25 °C, 1	= 1 MH2)			Unit
		Test Condition	Min	Max	
Symbol	Parameter			6	pF
Cin	Input Capacitance	$V_{IN} = 0V$	-	12	pF
	Output Capacitance	V _{OUT} = 0V			

Note: 1 Sampled only, not 100% tested

Table 7. DC Characteristics (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or V_{CC} = 5V \pm 10%)

A = 0 to 7	0 °C, -40 to 85 °C or -40 to 125 °	Test Condition	Min	Max	Unit
Symbol	Parameter	0V ≤ V _{IN} ≤ V _{CC}			μΑ
ILI	Input Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μΑ
ILO	Output Leakage Current	$\overline{E} = V_{IL}, f = 6MHz$		30	mA
lcc	Supply Current (Read)	E = V _{IH}		1	mA
	Supply Current (Standby) TTL	$\overline{E} = V_{CC} \pm 0.2V$		200	μΑ
lcc1	Supply Current (Standby) CMOS	During Programming		10	mA
lcc2 (1)	Supply Current (Programming)			30	mA
lcc3 (1)	Supply Current (Program Verify)	During Verify		15	mA
lcc4 ⁽¹⁾	Supply Current (Erase)	During Erasure		30	mA
lccs (1)	Supply Current (Erase Verify)	During Erase Verify		±100	μΑ
	Program Leakage Current	V _{PP} ≤ V _{CC}	 	200	μΑ
ILPP	Program Current (Read or	V _{PP} > V _{CC}	 	±100	μA
lpp	Standby)	V _{PP} ≤ V _{CC}	 	30	mA
(1)	Program Current (Programming)	V _{PP} = V _{PPH} , During Programming	1		
l _{PP1} ⁽¹⁾	Program Current (Program	V _{PP} = V _{PPH} , During Verify		5	mA
	Verify)	V _{PP} = V _{PPH} , During Erase		30	mA_
lpp3 ⁽¹⁾	Program Current (Erase)	V _{PP} = V _{PPH} , During Erase Verify		5	mA
l _{PP4} ⁽¹⁾	Program Current (Erase Verify)	¥ F F F F F F F F F F F F F F F F F F F	-0.5	8.0	V
VIL	Input Low Voltage		2	$V_{CC} + 0.5$	_
V _{IH}	Input High Voltage TTL		0.7 Vcc	$V_{CC} + 0.5$	
VIH	Input High Voltage CMOS	I _{OL} = 5 8mA (grade 1)		0.45	V
7/	Output Low Voltage	$l_{OL} = 3.1 \text{mA (grade 6)}$		0.45	
Vol	Output 2011 1011 0	$I_{OL} = 2.111A (grade 9)$ $I_{OH} = -100\mu A$	4.1		V
	21122		V _{CC} -0.8		V
Voн	Output High Voltage CMOS	$I_{OH} = -1mA$	V _{CC} -0.8		V
VOR		$I_{OH} = -2.5 \text{mA (grade 1)}$	2.4		V
	Output High Voltage TTL	I _{OH} = -2.5mA	0	6.5	V
V _{PPL}	Орстанопо			12.6	\
Vppl	Program Voltage (Read/Write Operations)		11.4	13	V
V _{ID}	/Fleetropic Signature)		200	μ
		A9 = V _{ID} (grade 1)		500	μ
lio (- 300	
VLK	Supply Voltage, Erase/Program Lock-out		2.5		

Note: 1 Not 100% Tested Characterisation Data available

Table 8A. Read Only Mode AC Characteristics (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 10%; $0V \le V_{PP} \le 6.5V$)

= 0 to 70	°C, –40	to 85 °C or -40 to 125 °C; Vcc =		M28F2	256 A	
			Test Condition	-1	Unit	
Symbol	Alt	Parameter		Min	Max	
			$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	120		ns
tavav	trc	Read Cycle Time	$\vec{E} = V_{IL}, \vec{G} = V_{IL}$		120	ns
tavqv	tacc	Address Valid to Output Valid		+		ns
	t	Chip Enable Low to Output	G = VIL	0		
telax (1)	tLZ	Transition Output Valid	G = VIL		120	ns
telav	tce	Chip Enable Low to Output Valid	= v	0		ns
t _{GLQX} (1)	toLZ	Output Enable Low to Output Transition	E = VIL		50	ns
	toe	Output Enable Low to Output Valid	E = V _{IL}		40	ns
t _{GLQV}	+	Chip Enable High to Output Hi-Z	G = VIL	0	30	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	E = VIL			ns
taxax	ton	Address Transition to Output Transition	$\overline{E} = V_{1L}, \overline{G} = V_{1L}$	0		


Note: 1 Sampled only, not 100% tested


Table 8B. Read Only Mode AC Characteristics ((T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 10%; 0V \leq V_{PP} \leq 6.5V)

a = 0 to 70	0 °C, -4	0 to 85 °C or -40 to 125 °C; Vcc			M28F2	256A		Unit
		Parameter	Test Condition	-1	5	-20		Uiiii
Symbol	Alt	Parameter		Min	Max	Min	Max	
			$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	150		200		ns
tavav	tac	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		150		200	ns
tavov	tacc	Address Valid to Output Valid	$E = V_{IL}, G = V_{IL}$					ns
		Chip Enable Low to Output	G = VIL	0		0		
t _{ELQX} (1)	tLZ	Transition	G = VIL		150		200	ns
telav	tce	Chip Enable Low to Output Valid	G = VIL			0		ns
	1	Output Enable Low to Output	E = VIL	0		0	ļ	
t _{GLQX} (1)	toLZ	Transition	E = VIL		55		60	ns
tglav	toE	Output Enable Low to Output Valid		0	55	0	60	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	G = VIL	 -	35	10	40	n:
	tor	Output Enable High to Output Hı-Z	E = VIL	0	- 33	+	+	1_
t _{GHQZ} (1)	ton	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0	=	0		n

Note: 1 Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms








Figure 7. Electronic Signature Command Waveforms

(T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or V_{CC} = 5V \pm 10%: V_{PP} = 12V) Table 9A. Read/Write Mode AC Characteristics

= 0 to 70	°C, –40	e Mode AC Characteristics to 85 °C or -40 to 125 °C; $V_{CC} = 5V \pm 5\%$ or $V_{CC} = 5$	M28F2	56A	
		Parameter	-12		Unit
Symbol	Alt	, 2000	Min	Max	
			100		ns
typhel.		V _{PP} High to Chip Enable Low	120		ns
twnwH3	twc	Write Cycle Time	0		ns
tavwl	tas	Address Valid to Write Enable Low	60		ns
twlax	tah	Write Enable Low to Address Transition	20		ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		μs
tghwl		Output Enable High to Write Enable Low	50		ns
tovwh	tos	Input Valid to Write Enable High	60		ns
twlwh	twp	Write Enable Low to Write Enable High (Write Pulse)	70		ns
teleh(2)	1	Chip Enable Low to Chip Enable High (Write Pulse)	10	-	ns
	tрн	Write Enable High to Input Transition	10		μs
twhox	-	Duration of Program Operation	9.5		ms
twhwh1	_	Duration of Erase Operation	0		ns
twhwh2	tсн	Write Enable High to Chip Enable High	20	-	ns
twheh	twph	Weite Enable High to Write Enable Low			μs
twhwL	TOVER	Write Enable High to Output Enable Low	6	120	ns
twhgl		Addags Valid to data Output		120	ns
tavov	tacc	Chin Enable Low to Output Transition	0	120	ns
telax		Chia Enable Low to Output Valid		120	ns
telov		Output Enable Low to Output Transition	0	50	ns
tGLQX		O Level Enable Low to Output Valid		40	
tGLQV		OL - Franks High to Output Hi-Z			
tehaz		Output Enable High to Output HI-Z		30	
tgHQZ		A Lives Transition to Output Transition	C)	ns
taxo	x to	H Address Transition to 1	\ When Write i	o controlled t	v Chip Enable

Notes: 1 Sampled only, not 100% tested
2. A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable waveform (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform

(TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; Vcc = 5V \pm 5% or Vcc = 5V \pm 10%: Vpp = 12V)

°C, –40	to 8	5 0 01 -40 to 120 0, 100		M28F	256A		┛.	
							' '	Jnit
Alt		raianicio.	Min	Max	Min	Ma	ix	
			 		100			ns
	V _{PP}	High to Chip Enable Low	 		200	,		ns
twc					0			ns
	Add	ress Valid to Write Enable Low		 	75	,		ns
	Wri	te Enable Low to Address Transition			20	,		ns
	Ch	ip Enable Low to Write Enable Low		+	10			μs
	OL	tput Enable High to Write Enable Low		-	5	0		ns
tne	In	out Valid to Write Enable High			- - -			ns
	1	rite Enable Low to Write Enable High (Write Pulse)						ns
LVVP	C	nip Enable Low to Chip Enable High (Write Pulse)						ns
tou	1	rite Enable High to Input Transition			-+-			μs
I IUH								ms
-								ns
+	-+;					+		ns
		Write Enable High to Write Enable Low	2	0				μѕ
TWPH	'	Note Enable High to Output Enable Low				-	200	-
					50		200	ns
_		Chip Epable Low to Output Transition					200	
					50		200	ns
		Output Enable Low to Output Transition						
		Output Enable Low to Output Valid						_
					55		+	
		Output Enable High to Output Hi-Z			35		+40	
(1) t _t	DF	Output Enable Fig. 15		0		0		ns
	twc tas tah tcs tbs tbh tch twp tacc tcc tcc tcc tcc tcc tcc tcc tcc tc	Alt VPP twc Writ tas Add tah Wri tcs Ch Ou tbs Inp twp W CI tbh W CI tch V twph V twph V tacc tce tce tce toe toe toe ttoe ttoe tto	Alt Parameter VPP High to Chip Enable Low twc Write Cycle Time tas Address Valid to Write Enable Low tah Write Enable Low to Address Transition tcs Chip Enable Low to Write Enable Low Output Enable High to Write Enable Low twp Write Enable Low to Write Enable High twp Write Enable Low to Write Enable High (Write Pulse) Chip Enable Low to Chip Enable High (Write Pulse) tph Write Enable High to Input Transition Duration of Program Operation Duration of Erase Operation tch Write Enable High to Chip Enable High twph Write Enable High to Output Enable Low Write Enable High to Output Enable Low tacc Addess Valid to data Output tcel Chip Enable Low to Output Transition tcel Chip Enable Low to Output Valid toel Output Enable Low to Output Transition toe Output Enable Low to Output Valid toe Output Enable Low to Output Valid toe Output Enable High to Output Hi-Z Chip Enable High to Output Hi-Z Chip Enable High to Output Hi-Z	New Comment New Comment	New High to Chip Enable Low 100	New Color New Color	Very High to Chip Enable Low	Very High to Chip Enable Low 100

Notes: 1 Sampled only, not 100% tested
2 A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable 2 A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable waveform (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform

Figure 8. Erase Set-up and Erase Verify Commands Waveforms VA00685 **tGHQZ LEHQZ** DATA OUT tc.ov VERIFY READ tELQV **LWHDX LWHGL** COMMAND XY. **LWLWH** ERASE VERIFY SET-UP tWHEH-VALID ERASE OPERATION +DVMH ---- twHWH2 telm tAVM. COMMAND, RASE SET-UP (REPEAT OF 1st CYCLE) twhw13 **tWHWL** T tWHEH COMMAND SET-UP **tELEH LWLWH** ERASE ' - tvPHEL **tDVWH telm tGHM** 000-000 E Write A0-A14 Уρр 13 10 IШ





Figure 10. Erasing Flowchart




Limit: 1000 at grades 1 & 6; 6000 at grade 3.

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.


Figure 11. Programming Flowchart



PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0COh to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.

ORDERING INFORMATION SCHEME



For a list of available options (Speed, Vcc Tolerance, Package, etc...) refer to the Selector Guide in this Data Book or to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.