796-190

SGS-THOMSON MICROELECTRONICS

M28F256A

CMOS 256K (32K x 8, Chip Erase) FLASH MEMORY

- FAST ACCESS TIME: 120ns
- LOW POWER CONSUMPTION
  - Standby Current: 200µA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMING TIME 10µs (PRESTO F ALGORITHM)
- ELECTRICAL CHIP ERASE IN 1s RANGE
- INTEGRATED ERASE/PROGRAM-STOP TIMER



PDIP32 (B)

PLCC32 (C)

Figure 1. Logic Diagram



DESCRIPTION

The M28F256A FLASH MEMORY is a non-volatile memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 32K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F256A FLASH MEMORY is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names

A0 - A14	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
$\overline{E}$	Chip Enable
$\overline{G}$	Output Enable
$\overline{W}$	Write Enable
V_{PP}	Program Supply
V_{CC}	Supply Voltage
V_{SS}	Ground

Figure 2A. DIP Pin Connections



Warning: NC = No Connection

Figure 2B. LCC Pin Connections



Warning: NC = No Connection

Table 2. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T_A	Ambient Operating Temperature	grade 1 grade 3 grade 6	0 to 70 –40 to 125 –40 to 85	°C
T_{STG}	Storage Temperature		–65 to 150	°C
V_{IO}	Input or Output Voltages		–0.6 to 7	V
V_{CC}	Supply Voltage		–0 6 to 7	V
V_{A9}	A9 Voltage		–0 6 to 13.5	V
V_{PP}	Program Supply Voltage, during Erase or Programming		–0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

DEVICE OPERATION

The M28F256A FLASH MEMORY employs a technology similar to a 256K EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the V_{PP}, program voltage, input. When V_{PP} is less than or equal to 6.5V, the command register is disabled and M28F256A functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When V_{PP} is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

READ ONLY MODES, $V_{PP} \leq 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input $\overline{W}$ should be High. In the Standby Mode this input is don't care.

Read Mode. The M28F256A has two enable inputs, $\overline{E}$ and $\overline{G}$, both of which must be Low in order to output data from the memory. The Chip Enable ($\overline{E}$) is the power control and should be used for device selection. Output Enable ($\overline{G}$) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced from 30mA to 200µA. The device is placed in the Standby Mode by applying a High to the Chip Enable ($\overline{E}$) input. When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable ($\overline{G}$) input.

Output Disable Mode. When the Output Enable ($\overline{G}$) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with $\overline{E}$ and $\overline{G}$ Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes.

READ/WRITE MODES, $11.4V \leq V_{PP} \leq 12.6V$

When V_{PP} is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

A write to the command register is made by bringing $\overline{W}$ Low while $\overline{E}$ is Low. The falling edge of $\overline{W}$ latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

When the device is powered up and when V_{PP} is $\leq$ 6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) of 2.5V.

Table 3. Operations (1)

	V_{PP}	Operation	$\overline{E}$	$\overline{G}$	$\overline{W}$	A9	DQ0 - DQ7
Read Only	V_{PPL}	Read	V_{IL}	V_{IL}	V_{IH}	A9	Data Output
		Output Disable	V_{IL}	V_{IH}	V_{IH}	X	Hi-Z
		Standby	V_{IH}	X	X	X	Hi-Z
		Electronic Signature	V_{IL}	V_{IL}	V_{IH}	V_{ID}	Codes
Read/Write (2)	V_{PPH}	Read	V_{IL}	V_{IL}	V_{IH}	A9	Data Output
		Write	V_{IL}	V_{IH}	V_{IL} Pulse	A9	Data Input
		Output Disable	V_{IL}	V_{IH}	V_{IH}	X	Hi-Z
		Standby	V_{IH}	X	X	X	Hi-Z

Note: 1 X = V_{IL} or V_{IH}
2. Refer also to the Command Table

Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	V_{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V_{IH}	1	0	1	0	1	0	1	0	0AAh

Table 5. Commands (1)

Command	Cycles	1st Cycle			2nd Cycle		
		Operation	A0-A14	DQ0-DQ7	Operation	A0-A14	DQ0-DQ7
Read	1	Write	X	00h			
Electronic Signature	2	Write	X	90h	Read	0000h	20h
					Read	0001h	0AAh
Setup Erase/ Erase	2	Write	X	20h			
					Write	X	20h
Erase Verify	2	Write	A0-A14	0A0h	Read	X	Data Output
Setup Program/ Program	2	Write	X	40h			
					Write	A0-A14	Data Input
Program Verify	2	Write	X	0C0h	Read	X	Data Output
Reset	2	Write	X	0FFh	Write	X	0FFh

Note: 1 X = V_{IL} or V_{IH}

READ/WRITE MODES (cont'd)

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for on-board programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh.

The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of $\overline{W}$ during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising

READ/WRITE MODES (cont'd)

edge of $\overline{W}$ during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied, reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).

Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of $\overline{W}$ during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of $\overline{W}$ during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing twice 0FFh to the command register. The command should be followed by writing a valid command to the the command register (for example Read).

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0 45V to 2.4V
Input and Output Timing Ref Voltages	0 8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms



Figure 4. AC Testing Load Circuit



Table 6. Capacitance (1) (T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V		6	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V		12	pF

Note: 1 Sampled only, not 100% tested

Table 7. DC Characteristics
(T_A = 0 to 70 °C, –40 to 85 °C or –40 to 125 °C; V_{CC} = 5V ± 5% or V_{CC} = 5V ± 10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
I_{LI}	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	µA
I_{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	µA
I_{CC}	Supply Current (Read)	$\overline{E} = V_{IL}$, f = 6MHz		30	mA
I_{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		200	µA
I_{CC2} (1)	Supply Current (Programming)	During Programming		10	mA
I_{CC3} (1)	Supply Current (Program Verify)	During Verify		30	mA
I_{CC4} (1)	Supply Current (Erase)	During Erasure		15	mA
I_{CC5} (1)	Supply Current (Erase Verify)	During Erase Verify		30	mA
I_{LPP}	Program Leakage Current	$V_{PP} \le V_{CC}$		±100	µA
I_{PP}	Program Current (Read or Standby)	$V_{PP} > V_{CC}$		200	µA
		$V_{PP} \le V_{CC}$		±100	µA
I_{PP1} (1)	Program Current (Programming)	$V_{PP} = V_{PPH}$, During Programming		30	mA
I_{PP2} (1)	Program Current (Program Verify)	$V_{PP} = V_{PPH}$, During Verify		5	mA
I_{PP3} (1)	Program Current (Erase)	$V_{PP} = V_{PPH}$, During Erase		30	mA
I_{PP4} (1)	Program Current (Erase Verify)	$V_{PP} = V_{PPH}$, During Erase Verify		5	mA
V_{IL}	Input Low Voltage		–0.5	0.8	V
V_{IH}	Input High Voltage TTL		2	V_{CC} + 0.5	V
	Input High Voltage CMOS		0.7 V_{CC}	V_{CC} + 0.5	V
V_{OL}	Output Low Voltage	I_{OL} = 5 8mA (grade 1)		0.45	V
		I_{OL} = 2.1mA (grade 6)		0.45	V
V_{OH}	Output High Voltage CMOS	I_{OH} = –100µA	4.1		V
		I_{OH} = –1mA	V_{CC} –0.8		V
		I_{OH} = –2.5mA (grade 1)	V_{CC} –0.8		V
	Output High Voltage TTL	I_{OH} = –2.5mA	2.4		V
V_{PPL}	Program Voltage (Read Operations)		0	6.5	V
V_{PPH}	Program Voltage (Read/Write Operations)		11.4	12.6	V
V_{ID}	A9 Voltage (Electronic Signature)		11.5	13	V
I_{ID} (1)	A9 Current (Electronic Signature)	A9 = V_{ID} (grade 1)		200	µA
		A9 = V_{ID} (grade 6)		500	µA
V_{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		V

Note: 1 Not 100% Tested Characterisation Data available

Table 8A. Read Only Mode AC Characteristics
(T_A = 0 to 70 °C, –40 to 85 °C or –40 to 125 °C; V_{CC} = 5V ± 10%; 0V ≤ V_{PP} ≤ 6.5V)

Symbol	Alt	Parameter	Test Condition	M28F256A -12		Unit
				Min	Max	
t_{AVAV}	t_{RC}	Read Cycle Time	$\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}	120		ns
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}		120	ns
t_{ELQX} (1)	t_{LZ}	Chip Enable Low to Output Transition	$\overline{G}$ = V_{IL}	0		ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\overline{G}$ = V_{IL}		120	ns
t_{GLQX} (1)	t_{OLZ}	Output Enable Low to Output Transition	$\overline{E}$ = V_{IL}	0		ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\overline{E}$ = V_{IL}		50	ns
t_{EHQZ} (1)		Chip Enable High to Output Hi-Z	$\overline{G}$ = V_{IL}	0	40	ns
t_{GHQZ} (1)	t_{DF}	Output Enable High to Output Hi-Z	$\overline{E}$ = V_{IL}	0	30	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	$\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}	0		ns

Note: 1 Sampled only, not 100% tested

Table 8B. Read Only Mode AC Characteristics
(((T_A = 0 to 70 °C, –40 to 85 °C or –40 to 125 °C; V_{CC} = 5V ± 10%; 0V ≤ V_{PP} ≤ 6.5V)

Symbol	Alt	Parameter	Test Condition	M28F256A -15		-20		Unit
				Min	Max	Min	Max	
t_{AVAV}	t_{RC}	Read Cycle Time	$\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}	150		200		ns
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}		150		200	ns
t_{ELQX} (1)	t_{LZ}	Chip Enable Low to Output Transition	$\overline{G}$ = V_{IL}	0		0		ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\overline{G}$ = V_{IL}		150		200	ns
t_{GLQX} (1)	t_{OLZ}	Output Enable Low to Output Transition	$\overline{E}$ = V_{IL}	0		0		ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\overline{E}$ = V_{IL}		55		60	ns
t_{EHQZ} (1)		Chip Enable High to Output Hi-Z	$\overline{G}$ = V_{IL}	0	55	0	60	ns
t_{GHQZ} (1)	t_{DF}	Output Enable High to Output Hi-Z	$\overline{E}$ = V_{IL}	0	35	0	40	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	$\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}	0	=	0		ns

Note: 1 Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms



Figure 6. Read Command Waveforms



Figure 7. Electronic Signature Command Waveforms



Table 9A. Read/Write Mode AC Characteristics
(T_A = 0 to 70 °C, –40 to 85 °C or –40 to 125 °C; V_{CC} = 5V ± 5% or V_{CC} = 5V ± 10%: V_{PP} = 12V)

Symbol	Alt	Parameter	M28F256A -12		Unit
			Min	Max	
t_{VPHEL}		V_{PP} High to Chip Enable Low	100		ns
t_{WHWH3}	t_{WC}	Write Cycle Time	120		ns
t_{AVWL}	t_{AS}	Address Valid to Write Enable Low	0		ns
t_{WLAX}	t_{AH}	Write Enable Low to Address Transition	60		ns
t_{ELWL}	t_{CS}	Chip Enable Low to Write Enable Low	20		ns
t_{GHWL}		Output Enable High to Write Enable Low	0		µs
t_{DVWH}	t_{DS}	Input Valid to Write Enable High	50		ns
t_{WLWH}	t_{WP}	Write Enable Low to Write Enable High (Write Pulse)	60		ns
t_{ELEH} (2)		Chip Enable Low to Chip Enable High (Write Pulse)	70		ns
t_{WHDX}	t_{DH}	Write Enable High to Input Transition	10		ns
t_{WHWH1}		Duration of Program Operation	10		µs
t_{WHWH2}		Duration of Erase Operation	9.5		ms
t_{WHEH}	t_{CH}	Write Enable High to Chip Enable High	0		ns
t_{WHWL}	t_{WPH}	Write Enable High to Write Enable Low	20		ns
t_{WHGL}		Write Enable High to Output Enable Low	6		µs
t_{AVQV}	t_{ACC}	Addess Valid to data Output		120	ns
t_{ELQX}	t_{CEL}	Chip Enable Low to Output Transition	0		ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid		120	ns
t_{GLQX}	t_{OEL}	Output Enable Low to Output Transition	0		ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid		50	ns
t_{EHQZ} (1)	t_{CDF}	Chip Enable High to Output Hi-Z		40	ns
t_{GHQZ} (1)	t_{DF}	Output Enable High to Output Hi-Z		30	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	0		ns

Notes: 1 Sampled only, not 100% tested
2. A Write is enabled by a valid combination of Chip Enable ($\overline{E}$) and Write Enable ($\overline{W}$). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform

Table 9B. Read/Write Mode AC Characteristics
(T_A = 0 to 70 °C, –40 to 85 °C or –40 to 125 °C; V_{CC} = 5V ± 5% or V_{CC} = 5V ± 10%: V_{PP} = 12V)

Symbol	Alt	Parameter	M28F256A				Unit
			-15		-20		
			Min	Max	Min	Max	
t_{VPHEL}		V_{PP} High to Chip Enable Low	100		100		ns
t_{WHWH3}	t_{WC}	Write Cycle Time	150		200		ns
t_{AVWL}	t_{AS}	Address Valid to Write Enable Low	0		0		ns
t_{WLAX}	t_{AH}	Write Enable Low to Address Transition	60		75		ns
t_{ELWL}	t_{CS}	Chip Enable Low to Write Enable Low	20		20		ns
t_{GHWL}		Output Enable High to Write Enable Low	0		0		µs
t_{DVWH}	t_{DS}	Input Valid to Write Enable High	50		50		ns
t_{WLWH}	t_{WP}	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
t_{ELEH} (2)		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
t_{WHDX}	t_{DH}	Write Enable High to Input Transition	10		10		ns
t_{WHWH1}		Duration of Program Operation	10		10		µs
t_{WHWH2}		Duration of Erase Operation	9.5		9.5		ms
t_{WHEH}	t_{CH}	Write Enable High to Chip Enable High	0		0		ns
t_{WHWL}	t_{WPH}	Write Enable High to Write Enable Low	20		20		ns
t_{WHGL}		Write Enable High to Output Enable Low	6		6		µs
t_{AVQV}	t_{ACC}	Addess Valid to data Output		150		200	ns
t_{ELQX}	t_{CEL}	Chip Enable Low to Output Transition	0		0		ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid		150		200	ns
t_{GLQX}	t_{OEL}	Output Enable Low to Output Transition	0		0		ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid		55		60	ns
t_{EHQZ} (1)	t_{CDF}	Chip Enable High to Output Hi-Z		55		60	ns
t_{GHQZ} (1)	t_{DF}	Output Enable High to Output Hi-Z		35		40	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	0		0		ns

Notes: 1 Sampled only, not 100% tested
2 A Write is enabled by a valid combination of Chip Enable ($\overline{E}$) and Write Enable ($\overline{W}$). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform

Figure 8. Erase Set-up and Erase Verify Commands Waveforms



Figure 9. Program Set-up and Program Verify Commands Waveforms



Figure 10. Erasing Flowchart



Limit: 1000 at grades 1 & 6; 6000 at grade 3.

Figure 11. Programming Flowchart



PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.

PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.

ORDERING INFORMATION SCHEME

Example: M28F256A -12 X B 1 TR



For a list of available options (Speed, V_{CC} Tolerance, Package, etc...) refer to the Selector Guide in this Data Book or to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.