



CYPRESS

**CY7C387A
CY7C388A**


Very High Speed 8K (24K) Gate CMOS FPGA

Features

- Very high speed
 - Loadable counter frequencies greater than 150 MHz
 - Chip-to-chip operating frequencies up to 110 MHz
 - Input + logic cell + output delays under 6 ns
- Unparalleled FPGA performance for counters, data path, state machines, arithmetic, and random logic
- High usable density
 - 24 x 32 array of 768 logic cells provides 24,000 total available gates
 - 8,000 typically usable "gate array" gates in 145-pin CPGA, 144-pin TQFP, 208-pin PQFP, and 160-pin CQFP packages
- PCI 2.0 compliant inputs & outputs for commercial and industrial temperature ranges
- Low power, high output drive
 - Standby current typically 2 mA

- 16-bit counter operating at 100 MHz consumes 50 mA
- Minimum I_{OL} of 12 mA and I_{OH} of 8 mA
- Flexible logic cell architecture
 - Wide fan-in (up to 14 input gates)
 - Multiple outputs in each cell
 - Very low cell propagation delay (1.7 ns)
- Powerful design tools—*Warp3™*
 - Designs entered in VHDL, schematics, or mixed
 - Fast, fully automatic place and route
 - Waveform simulation with back annotated net delays
 - PC and workstation platforms
- Robust routing resources
 - Fully automatic place and route of designs using up to 100 percent of logic resources
 - No hand routing required
- 132 (7C387A) to 172 (7C388A) bidirectional input/output pins
- 6 dedicated input/high-drive pins
- 2 clock/dedicated input pins with fan-out-independent, low-skew nets
 - Clock skew <0.5 ns
- Input hysteresis provides high noise immunity
- Thorough testability
 - Built-in scan path permits 100 percent factory testing of logic and I/O cells
- 0.65 μ CMOS process with ViaLink™ programming technology
 - High-speed metal-to-metal link
 - Non-volatile antifuse technology
- 144-pin TQFP, and 160-pin CQFP are pin compatible with the 4K (CY7C386A) FPGAs

Logic Block Diagram



7C387A-1

144, 145, 160, and 208 PINS, 172 I/O CELLS, 6 INPUT HIGH DRIVE CELLS, 2 INPUT/CLK (HIGH DRIVE) CELLS

ViaLink and pASIC are trademarks of QuickLogic Corporation.
Warp3 is a trademark of Cypress Semiconductor Corporation.

Functional Description

The CY7C387A and CY7C388A are very high speed, CMOS, user-programmable ASIC (pASIC™) devices. The 768 logic cell field-programmable gate array (FPGA) offers 8,000 typically usable "gate array" gates. This is equivalent to 24,000 EPLD or LCA gates. The CY7C387A is available in a 160-pin CQFP, and 144-pin TQFP. The CY7C388A is available in 208-pin PQFP and a 223-pin CPGA.

Low-impedance, metal-to-metal ViaLink™ interconnect technology provides non-volatile custom logic capable of operating at speeds above 150 MHz with input and output delays under 3 ns.


This permits high-density programmable devices to be used with today's fastest CISC and RISC microprocessors.


Designs are entered into the CY7C387A and CY7C388A using Cypress *Warp3™* software or one of several third-party tools. *Warp3* is a sophisticated CAE package that features schematic entry, waveform-based timing simulation, and VHDL design synthesis. The CY7C387A and CY7C388A feature ample on-chip routing channels for fast, fully automatic place and route of high gate utilization designs.


For detailed information about the pASIC380 architecture, see the pASIC380 Family datasheet.

Pin Configurations

144-Pin Thin Quad Flat Pack (TQFP)
Top View



Pin Configurations (continued)
**160-Pin CQFP
Top View**


Pin Configurations (continued)
208-Pin Plastic Quad Flat Pack (PQFP)
Top View


7C387A-1



Pin Configurations (continued)

**CY7C387A
CY7C388A**

**223-Pin CPGA
Bottom View**

TBD

7C387A-2

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature

Ceramic -65°C to $+150^{\circ}\text{C}$
 Plastic -40°C to $+125^{\circ}\text{C}$

Lead Temperature 300°C

Supply Voltage -0.5V to $+7.0\text{V}$

Input Voltage -0.5V to $\text{V}_{\text{CC}} + 0.5\text{V}$

ESD Pad Protection $\pm 2000 \text{ V}$

DC Input Voltage -0.5V to 7.0V

Latch-Up Current $\pm 200 \text{ mA}$

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to $+70^{\circ}\text{C}$	$5\text{V} \pm 5\%$
Industrial	-40°C to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Military	-55°C to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

Delay Factor (K)

Speed Grade	Commercial		Industrial		Military	
	Min.	Max.	Min.	Max.	Min.	Max.
$-X$	0.46	2.55	0.4	2.75	0.39	3.00
-0	0.46	1.55	0.4	1.67	0.39	1.82
-1	0.46	1.33	0.4	1.43	0.39	1.56
-2	0.46	1.25	0.4	1.35		

Shaded area contains preliminary information.

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{\text{OH}} = -4.0 \text{ mA}$	3.7		V
		$I_{\text{OH}} = -8.0 \text{ mA}$	2.4		V
		$I_{\text{OH}} = -10.0 \mu\text{A}$	$\text{V}_{\text{CC}} - 0.1$		V
V_{OL}	Output LOW Voltage	$I_{\text{OL}} = 12 \text{ mA}$ Commercial		0.4	V
		$I_{\text{OL}} = 10.0 \mu\text{A}$		0.1	V
V_{IH}	Input HIGH Voltage		2.0		V
V_{IL}	Input LOW Voltage			0.8	V
I_I	Input Leakage Current	$\text{V}_{\text{IN}} = \text{V}_{\text{CC}}$ or V_{SS}	-10	+10	μA
I_{OZ}	Three-State Output Leakage Current	$\text{V}_{\text{IN}} = \text{V}_{\text{CC}}$ or V_{SS}	-10	+10	μA
I_{OS}	Output Short Circuit Current	$\text{V}_{\text{OUT}} = \text{V}_{\text{SS}}$	-10	-90	mA
		$\text{V}_{\text{OUT}} = \text{V}_{\text{CC}}$	40	160	mA
I_{CC1}	Standby Supply Current	$\text{V}_{\text{IN}}, \text{V}_{\text{I/O}} = \text{V}_{\text{CC}}$ or V_{SS}		10	mA

Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}\text{C}, f = 1 \text{ MHz},$ $\text{V}_{\text{CC}} = 5.0\text{V}$	10	pF
C_{OUT}	Output Capacitance		10	pF

Switching Characteristics Over the Operating Range, K = 1.00


Parameter	Description	Propagation Delays ^[1] with Fanout of						Unit
		1	2	3	4	8		
LOGIC CELLS								
t _{PD}	Combinatorial Delay ^[2]	1.7	2.2	2.7	3.3	5.5	ns	
t _{SU}	Set-Up Time ^[2]	2.1	2.1	2.1	2.1	2.1	ns	
t _H	Hold Time	0.0	0.0	0.0	0.0	0.0	ns	
t _{CLK}	Clock to Q Delay	1.0	1.5	1.9	2.7	4.9	ns	
t _{CWHI}	Clock HIGH Time	2.0	2.0	2.0	2.0	2.0	ns	
t _{CWLO}	Clock LOW Time	2.0	2.0	2.0	2.0	2.0	ns	
t _{SET}	Set Delay	1.7	2.2	2.7	3.3	5.5	ns	
t _{RESET}	Reset Delay	1.5	1.9	2.3	2.8	4.6	ns	
t _{SW}	Set Width	1.9	1.9	1.9	1.9	1.9	ns	
t _{RW}	Reset Width	1.8	1.8	1.8	1.8	1.8	ns	

Parameter	Description	Propagation Delays ^[1] with Fanout of							Unit
		1	2	3	4	8	12	16	
INPUT CELLS									
t _{IN}	Input Delay (HIGH Drive)	3.1	3.2	3.3	3.4	4.4	5.8	6.5	ns
t _{INI}	Input, Inverting Delay (HIGH Drive)	3.3	3.4	3.5	3.6	4.6	6.0	6.7	ns
t _{IO}	Input Delay (Bidirectional Pad)	1.4	1.9	2.3	3.0	4.8	6.7	8.5	ns
t _{GCK}	Clock Buffer Delay ^[3]	2.7	2.8	2.9	3.0	3.1	3.3	3.4	ns
t _{GCKHI}	Clock Buffer Min. HIGH ^[3]	2.0	2.0	2.0	2.0	2.0	2.0	2.0	ns
t _{GCKLO}	Clock Buffer Min. LOW ^[3]	2.0	2.0	2.0	2.0	2.0	2.0	2.0	ns

Parameter	Description	Propagation Delays ^[1] with Output Load Capacitance (pF) of					Unit
		30	50	75	100	150	
OUTPUT CELLS							
t _{OUTLH}	Output Delay LOW to HIGH	2.7	3.3	3.8	4.3	5.4	ns
t _{OUTHL}	Output Delay HIGH to LOW	2.8	3.6	4.5	5.3	6.9	ns
t _{PZH}	Output Delay Three-State to HIGH	2.1	2.6	3.1	3.7	4.8	ns
t _{PZL}	Output Delay Three-State to LOW	2.6	3.3	4.1	4.9	6.5	ns
t _{PHZ}	Output Delay HIGH to Three-State ^[4]	2.9					ns
t _{PLZ}	Output Delay LOW to Three-State ^[4]	3.3					ns

Notes:

1. Worst-case propagation delay times over process variation at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$. Multiply by the appropriate delay factor, K, for speed grade to get worst-case parameters over full V_{CC} and temperature range as specified in the operating range. All inputs are TTL with 3-ns linear transition time between 0 and 3 volts.
2. These limits are derived from worst-case values for a representative selection of the slowest paths through the pASIC380 logic cell including net delays. Guaranteed delay values for specific paths should be determined from simulation results.
3. Clock buffer fanout refers to the maximum number of flip-flops per half column. The number of half columns used does not affect clock buffer delay.
4. The following loads are used for t_{PLZ}:




High Drive Buffer

Parameter	Description	# High Drives Wired Together	Propagation Delays ^[1] with Fanout of					Unit
			12	24	48	72	96	
t_{IN}	High Drive Input Delay	1	5.8	7.2				ns
		2		5.0	7.1			ns
		3			5.8	6.7	7.7	ns
		4				5.9	6.8	ns
t_{INI}	High Drive Input, Inverting Delay	1	6.0	7.4				ns
		2		5.2	7.3			ns
		3			6.0	6.9	7.9	ns
		4				6.1	7.0	ns


Switching Waveforms

Combinatorial Delay




7C387A-3

Set-Up and Hold Times




7C387A-4

Set and Reset Delays



7C387A-5


Output Delay



7C387A-6

Switching Waveforms (continued)



Three-State Delay





Typical AC Characteristics

Propagation delays depend on routing, fanout, load capacitance, supply voltage, junction temperature, and process variation. The AC Characteristics are a design guide to provide initial timing estimates at nominal conditions. Worst-case estimates are obtained when nominal propagation delays are multiplied by the appropriate Delay Factor, K, as specified by the speed grade in the Delay

Factor table. The effects of voltage and temperature variation are illustrated in the graphs below. *Warp3* incorporates datasheet AC Characteristics into the design database for pre-place-and-route simulations. The *Warp3* Delay Modeler extracts specific timing parameters for precise simulation results following place and route.



* $\Theta_{JA} = 45^\circ\text{C}/\text{WATT}$ FOR PLCC

Combinatorial Delay Example (Load = 30 pF, Fanout = 1, K = 1.0)

Sequential Delay Example (Load = 30 pF, Fanout = 1, K = 1.0)




CY7C387A
CY7C388A

Ordering Information

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
2	CY7C387A-2AC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C387A-2AI	A144	144-Pin Thin Quad Flat Pack	Industrial
1	CY7C387A-1AC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C387A-1AI	A144	144-Pin Thin Quad Flat Pack	Industrial
	CY7C387A-1UMB	U160	160-Lead Ceramic Quad Flatpack (Cavity Up, In Ring)	Military
0	CY7C387A-0AC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C387A-0AI	A144	144-Pin Thin Quad Flat Pack	Industrial
	CY7C387A-0UMB	U160	160-Lead Ceramic Quad Flatpack (Cavity Up, In Ring)	Military
X	CY7C387A-XAC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C387A-XAI	A144	144-Pin Thin Quad Flat Pack	Industrial

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
2	CY7C388A-2NC	N208	208-Pin Plastic Quad Flat Pack	Commercial
	CY7C388A-2NI	N208	208-Pin Plastic Quad Flat Pack	Industrial
1	CY7C388A-1NC	N208	208-Pin Plastic Quad Flat Pack	Commercial
	CY7C388A-1NI	N208	208-Pin Plastic Quad Flat Pack	Industrial
	CY7C388A-1GMB	G223	223-Pin CPGA	Military
0	CY7C388A-0NC	N208	208-Pin Plastic Quad Flat Pack	Commercial
	CY7C388A-0NI	N208	208-Pin Plastic Quad Flat Pack	Industrial
	CY7C388A-0GMB	G223	223-Pin CPGA	Military
X	CY7C388A-XNC	N208	208-Pin Plastic Quad Flat Pack	Commercial
	CY7C388A-XNI	N208	208-Pin Plastic Quad Flat Pack	Industrial

Shaded area contains advanced information.


Military Specifications


Group A Subgroup Testing


DC Characteristics


Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Document #: 38-00373-A

Package Diagrams
144-Pin Thin Quad Flat Pack A144


Package Diagrams (continued)
145-Pin Grid Array (Cavity Up) G145


Package Diagrams (continued)
208-Lead Plastic Quad Flatpack N208


Package Diagrams (continued)
160-Lead Ceramic Quad Flatpack In Ring U160

SECTION A-A
